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Chapter 1. Introduction
This thesis deals with the theory of continuous-time delta-sigma modulators and
mismatch-shaped multibit DACs. Its goal is to deepen the understanding of these systems
and to extend the application range of delta-sigma modulators.
1.1 Motivation
The increased use of digital signal processing in integrated circuits has driven the
development of analog-to-digital and digital-to-analog converters (ADCs and DACs) [1] to
serve as interfaces between the analog and digital domains.
Delta-sigma modulation [2] is currently a very popular technique for making high-
resolution ADCs and DACs. These oversampled data converters have several advantages
over Nyquist-rate converters, including an insensitivity to many analog component
imperfections, a simpler anti-aliasing filter and reduced accuracy requirements in the
sample-and-hold. Delta-sigma modulator circuits feature oversampling, noise-shaping and
often one-bit quantization. Though the initial uses of delta-sigma modulatorswere in the
audio field, the development of bandpass modulators opened up the applicationrange to
systems which convert intermediate-frequency (IF), or even radio-frequency (RF), analog
signals directly to digital form. Examples of such systems include radar, personal
communication systems and instrumentation.
Most delta-sigma modulators in production today are implemented by discrete-time
circuits, with switched-capacitor circuits (SC) implementations being by far the most
common. However, the need for high-accuracy sampling of high-speed signals makes2
discrete-time delta-sigma modulators impractical as high-frequency data converters. Since
continuous-time delta-sigma modulators adopt continuous-time loop filters, the sampling
operation takes place at the quantizer, which is inside the loop. As a result, both sampling
errors and out-of-band signals which alias into the passband are suppressed by the high gain
of the loop filter in the passband. This is particularly important for bandpass modulators
which must otherwise sample a rapidly-changing signal with highaccuracy. Continuous-
time systems are therefore attractive for high-frequency data-conversion applications.
Although most delta-sigma modulators adopt a one-bit quantizer becausea one-bit
quantizer is inherently linear, multibit quantization will theoretically enhance modulator
performance. Unfortunately, the DAC linearity required for this enhancement to be realized
is usually well beyond that which is practical. Nonetheless, the potential of multibit
quantizers for allowing delta-sigma modulators to achieve high performance levels has
driven the search for ways to exploit multibit quantization.
These considerations provide the motivation for the theoretical work in continuous-
time modulators and multibit mismatch-shaped DACs which form the basis of this thesis.
1.2 Thesis Outline
The fundamentals about delta-sigma modulation are presented in Chapter 2, where
advantages of continuous-time modulators and multibit quantization are clarified. Chapter
3 and Chapter 4 describe the modelling and design of continuous-time delta-sigma
modulators using equivalent discrete-time systems; the models can be made to include such
nonideal effects as clock jitter. A prototype fourth-order bandpass continuous-time delta-
sigma modulator is described and evaluated in Chapter 5. Chapter 6 describes the operation
of a mismatch-shaped multibit DAC and its applications. The last chapter summarizes the
thesis and gives directions for future work.3
Chapter 2. Delta-Sigma Background
This chapter presents the material necessary to understand delta-sigma modulators
in general and this thesis in particular. Starting with a brief review of analog-to-digital
conversion, the discussion progresses to first-order, and then high-order delta-sigma
modulators. Stability in delta-sigma modulators is an important topic and thus is covered
next.Bandpass andcontinuous-timedelta-sigmamodulatorsarepresentedas
generalizations of lowpass discrete-time modulators. The discussion shifts back into a
mathematical mode as a quasi-linear model for delta-sigma modulators is presented and
illustrated with an example. Decimation for delta-sigma modulators follows and a review
of the state-of-the-art in delta-sigma converters concludes the chapter.
2.1 Analog-to-Digital Conversion
An analog-to-digital converter (ADC) [1] is a system that converts an analog
quantity, such as voltage or current, into a digital quantity. A clock is used to sample the
input signal and to initiate the conversion. Nyquist's sampling theorem states that the
minimum sampling frequency fs,minshould be at least two times the signal bandwidth fB
in order to make recovery of the signal possible. An anti-alias filter is required to remove
components above fs/ 2 which might otherwise alias into the signal band.
An ideal n-bit linear ADC has f quantization steps. Assuming an input signal
range of ±1, the quantizer step height, or the value of the least-significant-bit, is A = 2/2".
Assuming that A is small, the error e between the input analog quantity and the
corresponding quantized value has the statistics of a random variable uniformly distributed
over [A/2, A/2] . Under these assumptions the mean-square value of e, i.e. power of the
error signal, is02=A2/12. The largest sine-wave signal which doesnot overload the
ADC has an amplitude of 1 and a power of -3 dB. A simple calculation shows that the4
maximum signal-to-noise ratio (SNR) of an ideal n-bit linear ADC with a sine-wave input
is therefore approximately 6n dB.
In a conventional Nyquist rate ADC or DAC (digital-to-analog converter), higher
resolution is achieved by using smaller step sizes. However, small steps require the use of
precisely-matched analog components. As a result, the practical limit with current
(untrimmed) circuit techniques is about 14 bits of resolution. Trimmed circuits can achieve
16 or more bits of resolution, but are expensive. In a Nyquist rate ADC or DAC, precision
analog circuits, such as high-gain op amps, linear integrators, etc., have no opportunity to
exert their power because a complete conversion must be performed in every clock period.
Delta-sigma modulation increases the sampling rate (above the Nyquist rate) to provide the
freedom that allows the features of precision analog circuits to be exploited.
Oversampling [2] is simply the process of sampling faster than the Nyquist criterion
requires. If the signal occupies the band from DC to fB and the sampling rate is fs, the
oversampling ratio R is defined as R = 4/ (2fB).Oversampling eases the anti-alias filter
design since a wide transition band is created by the increased separation between the
signal band and itsfirstalias. For an ADC with broadband quantization noise,
oversampling also reduces the amount of in-band quantization noise. This allows the
conversion to be more accurate than the resolution of the quantizer. Specifically, an
increase in resolution of 0.5 bit results from each octave increase in the oversampling ratio.
As the next section will show, delta-sigma modulation improves significantly on this trade-
off.
2.2 MOD1: The First-Order Delta-Sigma Modulator
A first-order delta-sigma (il) converter (MOD1) [2], consisting of an analog
integrator, a single-bit quantizer (comparator), a single-bit DAC and a digital decimation5
filter, is shown in Figure 2.1. One may view the "delta" and "sigma" as referring to the
analog operations in the system loop: subtraction of the fed back output signal from the
input signal and accumulation (integration) of the differences. In order for the output of the
integrator to be bounded, the DC component of the feedback must be exactly the sameas
that of the input signal. If this is true, the first-order converter has ideally unlimited
resolution, at least for DC signals. The digital lowpass decimation filter removes the out-
of-band noise and produces a high-resolution digital representation of the input. This block
will be discussed further in Section 2.9, "Decimation Filtering," on page 26.
The output of MOD1 in the z domain is
V (z) = z-1U(z) + (1 E(z), (2.1)
where V is a discrete-time binary-valued signal, U is a discrete-time continuous-amplitude
signal and E is the quantization error [3]. According to Eq. (2.1), the quantizationerror is
frequency-shaped by the function H(z) = 1z1.This noise transfer function (NTF) has
a zero at DC and thus suppresses the quantization noise in the vicinity of DC. The
spectrum of the output of MOD1 in Figure 2.2 clearly shows this effect.
z
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Figure 2.1: MOD1: A first-order delta-sigma ADC.
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Eq. (2.2) predicts that an octave (factor of two) increase in R will increase the SNR
by 9 dB (= 1.5 bits by the 6 dB = 1 bit rule). With an oversampling ratio of 100, the nns
noise level in the band of interest should be on the order of le, or -60 dB. In principle,
the in-band noise can be made as small as desired, simply by making R large enough. Thus,
MOD1 has potentially unlimited accuracy, independent of component matching and many
other idealities. In general, the resolution of a delta-sigma converter is improved by
clocking faster (which is easy) and not by making larger, more sensitive analog circuitry
(which is hard). In practice, the achievable linearity is limited by the resolution of the
analog components.
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Figure 2.2: (a) The frequency response of 1 ,and (b) the simulated spectrum
of first-order delta-sigma modulator with sine-wave input shows the shaping of
quantization noise.7
A switched-capacitor implementation of MOD1 is shown in Figure 2.3. The
integrator is realized by 1 opamp, 2 capacitors and 4 switches; the DAC by 2 reference
voltages and 2 switches; and the quantizer by a simple comparator and a D flip flop. The
analog circuitry appears to be quite trivial.
An important property of single-bit modulators is what is often referred to as
"inherent linearity" [4]. This property comes from the fact that the input-output transfer
curve of any static two-level DAC can be modelled exactly by a straight line joining the
two points on the curve. A binary DAC is therefore ideal and cannot introduce errors other
than simple offset and gain errors. These errors do not introduce distortion and the
conversion is "linear."
One important phenomenon observed in MOD1 is that the output will be periodic
with rational DC inputs [5]-[7]. With an irrational DC input, MOD1's output is not
periodic. In both cases, however, the quantization noise has a discrete spectrum, rather than
the white spectrum assumed in Eq. (2.2). The methods used to whiten the noise include
dithering the quantizer [8], [9], chaotic modulation [10]-[12] and multi-bit quantization.
The first two methods degrade the average SNR somewhat, with dithering providing the
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Figure 2.3: A switched-capacitor implementation of MOD1.8
least degradation for a given immunity to limit cycles. Multi-bit quantization is in theory
the most attractive since it increases the modulator's resolution while simultaneously
reducing the modulator's susceptibility to limit cycles. However, a highly-linear multi-bit
DAC is needed to prevent distortion in a multi-bit system.
The primary disadvantage of MOD1 is that a high oversampling ratio is needed to
achieve high resolution. For example, if we want 16-bit resolution, the oversampling ratio
must be about 1500. Except for very low-frequency applications, a high oversampling ratio
leads to a high sampling frequency and thus difficulties in implementation. As the next
section will show, the oversampling ratio required to achieve a given resolutioncan be
made smaller if higher-order delta-sigma modulators are used.
2.3 High-Order Delta-Sigma Modulators
A general model of a discrete-time single-quantizer delta-sigma modulator is given
in Figure 2.4. This figure shows that such a system consists of three basic parts:a loop
filter, a quantizer and a feedback DAC. Modelling the quantizer with V= Y+ E, the
output of the modulator is
V(z) = G(z) U(z) + H(z)E(z), (2.3)
tji-o=hl
Loop Filter
IL = H-1
Y....z
Quantizer
<DAC
.-10.- V-=GU+HE
AN
Figure 2.4: A general model of a discrete-time single-quantizer delta-sigma
modulator.9
where G(z) and H(z) are the signal transfer function (STF) and noise transfer function
(NTF), respectively, of the modulator. To achieve spectral separation between signal and
noise, the STF must be approximately one in the band of interest whereas the NTF must
be approximately zero.
The simplest high-order delta-sigma modulator is the double-loop, or second-order,
delta-sigma modulator [13], shown in Figure 2.5 [14]. The signal transfer function G(z) and
the noise transfer function H(z) of this modulator are
G(z) = and
e+ (-1 +a+13-1-7)z+-(3 -T)
H(z) z2+ (-2+a+13)z+ (1-n)
Z(-1+a+13-POZ+ (1 -(3-y)
(2.4)
(2.5)
In the standard case, (a, (3,= (0, 0, 1) , and so H (z) = (1Z-1) 2.This
modulator will be referred to as MOD2. Again assuming that E is white with power ae2,
the noise power in the band of interest is
er2 02 02 7E4
No efR ejw) e ST? e - UJ = 61°) r4 7E0 It0 5R5
Figure 2.5: A general second-order delta-sigma modulator.
(2.6)10
and thus MOD2 achieves a 15 dB (2.5 bit) increase in the SNR for each octave increase in
R 6 dB (1 bit) per octave better than the first-order modulator.
In deriving the signal and noise transfer functions, the quantizer was modelled with
v = y + e. This allowed the quantizer, a nonlinear system, to be treated as a linear system
with independent inputs y and e. Note that e and y are in reality functionally related and
therefore not independent. For linear systems with stable transfer functions, the output and
the internal states are bounded if the input is bounded. However, the same cannot be said
for delta-sigma modulators with stable signal and noise transfer functions, becausee is not
a real input e is derived from y, in a nonlinear way. It is possible for G(z) and H(z) to
be stable and yet result in a modulator with unbounded internal states.
2.4 Stability of High-Order Modulators
Our definition of stability is that a modulator is stable if and only if y, or
equivalently e, is bounded. For the first-order modulator, it is easy to show [4] that if
I ul1, then the state y is bounded with I el 51, i.e. "MOD1 is stable," but if I ul > 1 then
y is unbounded. An alternative definition of stability puts a limit on y that is less than
infinity, for example requiring that y be no more than 5 or 10 times the highest level of the
quantizer. For MOD1, these two definitions are interchangeable, but the latter is notso in
general.
For MOD2, the stability issue is much more complicated [15]-[23]. One effective
method for analyzing the stability of MOD2 and its generalizations is the positively
invariant set [15], [24], [25] method. A positively invariant set, S, is a set of points in state
space which has the property that all trajectories emanating from points in S remain in S.
If such a set exists, the modulator is guaranteed to be stable.11
In [14], some analytical and numerical results for general second-order delta-sigma
modulators with DC inputs were given. The analytical method gave the following closed-
form bounds on the internal states x1 and x2 when (a, (3, y) = (0, 0, y) :
max lx11
max1x21 =
1u1+ 3 ul +2y
2y
1'0.5 <y<
2 (Iu1+ 1)
(2y+ 1) lul + 3 10 +3
2 2 (1u1+ 1)
[(2y 1) (1 Hut) +4y 1 2y-1 j
8 (1 1u1)
ylul
4y-1
+2y-1
4+ y2(1 Iu1)2
2(1 1u1)
3 ylul +y-F ,(Ilb)
2
(2.7)
,(Ia)
(th) (2.8)
,(Ila)
where (I) represents the condition
0.5 <y<
lul + 3
2 (1u1+ 1) '
and (II) represents the condition
10+ 3
2 (1u1+ 1)
(2.9)
(2.10)
(I) is further classified into (Ia) or (Ib) according to whether y is smaller or larger than
[1+ 1 ul1) 2 + 1] / (221u1),respectively. Likewise, (II) is partitioned into (Ila) and
(Ilb) according to whether y is smaller or larger than ( 1 + I ul ) / ( 1lul ),respectively.
When y0.5, a positive invariant set could not be located.
Figure 2.6showsapairofpositivelyinvariantsetsforMOD2
( (a, (3, y) = (0, 0, 1) ) with u = 0.54321. The set with the smooth boundary was
determined analytically, but the set with the polygonal boundary was determined12
numerically. The trajectories of 10,000 iterations of the state equations are also shown, and
these are clearly contained in the two positively invariant sets.
Figure 2.7 compares the state bounds against simulation results for MOD2. This
graph shows that the theoretical bounds are about 20% higher than those determined by
simulation over much of the input range.
The stability of the second-order modulator is not easy to show, and higher-order
modulators are even more difficult to handle. However, the desire for higher performance
has driven researchers to use higher-order modulators. Unfortunately, the use of the third-
order NTF H(z) = (1z)results in modulator instability. Until 1987, it was widely
believed that binary modulators of order three or more were automatically unstable.
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Figure 2.6: Analytical (larger) and algorithmically-determined polygonal bounds
plus 10,000 iterations of the state equations for MOD2 with an input of 0.54321.13
In 1987 [26], Lee showed that putting a denominator in the NTF, i.e. using an IIR
filter instead of a FIR filter, made it possible to build stable high-order modulators. Thus
an nth-order lowpass modulator needs to have a NTF of the form
(ZOn
H(z)
D(z)'
(2.11)
where D(z) is a polynomial in z. Assuming E is white noise with power cs!, a modulator
with this NTF has an in-band noise power of
02it 2 02 X 2n
CF
2It
2n
NA2--f ST? Iii (eiw) rd0)Iz' !17?w,dco
e ,(2.12)
... ic0 TC JO ID ow ID(1)12(2n+ 1)R2n+1,
This equation shows that the SNR should increase by (6n+3) dB with each octave increase
in R. This equation also shows that if D(1) is small, the denominator can counteract the
shaping effect of (z1)n.
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Figure 2.7: A comparison of the analytic and algorithmic state bounds (dotted and
dashed) with simulations (solid) involving 106 time steps for MOD2.14
At the moment, there is no rigorously proven criterion for choosing a D(z)
polynomial which ensures the modulator stability. Nonetheless, some empirical rules work
remarkably well. Lee [26], [27] claimed that if II HII., (the maximum gain of the noise
transfer function), is less than 2, then the modulator is stable. Based on this rule, some
research on the design of high-order modulators has been performed. In [28] and [37] an
2 optimization program was used to minimize the value of No subject to stability constraints.
It was found that there is a subtle relationship among II HIIthe stable input range and the
attenuation of the NTF. In particular, if a higher value for the II HII. constraint is used, then
the input range is smaller but the attenuation of NTF in the band of interest is higher.
Unfortunately, Lee's rule is not completely reliable and designers must rely on
time-consuming simulations to confirm the stability of their designs. The invariant set
method [24], [25] has been used to prove the stability of third-order, and fourth-order delta-
sigma modulators with DC inputs, but the computational complexity increases
exponentially with the modulator order. An example of a three-dimensional positively
invariant set for a third-order delta-sigma modulator with DC input of lin [25] is shown in
Figure 2.8. This set has approximately 100 vertices, 100 faces and 200 edges. Despite the
achievement of these milestones, the delta-sigma modulator design community is still
awaiting an effective and general method for proving the stability of an arbitrary high-order
modulator with an arbitrary input.
2.5 Multi-bit Delta-Sigma Modulators
The constraint onII results from the limited dynamic range of a one-bit
quantizer, which produces a large amount of noise compared to a multi-bit quantizer. In the
NTF of a high-order modulator, ID (1)1 drops drastically to keep for II HII.low and results
in performance well below that which would result if ID (1)1 were equal toone. For
15 example, if a binary delta-sigma modulator with H (z) = (1z)were stable, it would15
a achieve a SNR of approximately 140 dB at an oversampling ratio of 32. Once the
requirement of stability is imposed, however, only 70 dB is possible.
One way to counteract this performance loss is to use optimized NTF zeros [37],
but this can only gain back a few bits worth of performance. Another obvious idea is touse
multi-bit quantizer in place of the one-bit quantizer in Figure 2.4. With the increased
number of quantizer levels and the accompanying reduction in the quantization noise
power, theII HIL constraint can be loosened and the performance of the modulator
Figure 2.8: An invariant set for a third-order modulator with a constant input 1/7c,
which includes 100 vertices, 100 faces and 200 edges. Bounds are about 20%
conservative compared to those of long time simulations.16
improved. For example, an ideal fifth-order lowpass delta-sigma modulator with a 3-bit
quantizer is stable when 11H11. = 6.25 and achieves a SNR of 114 dB at an oversampling
ratio of 32. This compares favorably with the 70 dB performance of the binary fifth-order
modulator quoted above. Unfortunately, the inherent linearity property of the DAC is lost,
and the linearity requirements are severe. Assuming EDAC is the noise introduced by the
DAC, the linear model of a multi-bit delta-sigma modulator is
V = GU+ HE+ (H- 1)EDAC, (2.13)
where (H1) EDAC -EDAC in the band of interest. The performance of the modulator
is limited by the larger of EDAC and the noise-shaped E signal. Typically, theerror of the
DAC is dominant since it is caused by the mismatch among the analog components and
matching better than 11 bits is difficult. Despite this apparently fatal flaw, the potential of
multi-bit quantizers for achieving high performance has driven the search for solutions.
Digital correction [30] has been proposed and demonstratedas one means for
allowing multi-bit quantization. This technique assumes that the DACerrors are fixed, and
available as digital quantities. In this approach, EDAC is digitally added to the modulator
output, resulting in V + EDAC = GU+ HE+ HEDAC. This simple operation results in
noise-shaped DAC errors. The drawbacks of the digital correction scheme are the need for
a calibration cycle, the requirement that the DAC errors not be subject to drift and the use
of more complex digital circuitry.
Other techniques which have received attention include the use of element
randomization, individual level averaging, and more recently, noise-shaped elementusage.
The feature which is exploited by these schemes is that a M +1 level DAC constructed
with M parallel unit elements contains redundancy. With randomized elementusage, [31]
this redundancy is used to straighten the average DAC transfer curve and to whiten the
errors cause by element mismatch. However, randomized element usage does not preserve17
the shaping of the noise. In contrast, the individual-level-averaging schemes of Leung [32],
[33], the noise-shaped element usage of Kwan and Adams [34] and the element rotation
scheme of Baird and Fiez [35], [36] represent major steps in the exploitation of the
redundancy present in a unit-element DAC. Although each of these schemes were derived
independently, they all result in the same remarkable feature: first-order noise-shaped DAC
errors. One contribution of this thesis is to generalize the first-order results in a variety of
ways, including arbitrary order and arbitrary shaping (lowpass/bandpass). These
generalizations will be discussed in Chapter 6.
2.6 Bandpass Modulators
A lowpass delta-sigma modulator places NTF zeros near co= 0 in order to null
quantization noise in a narrow band around DC. Noise-shaping can be extended to the
bandpass case simply by placing the NTF zeros at a non-zero frequency coo. Quantization
noise is nulled in a narrow band around coo, and the output bit-stream accurately represents
the input signal in this narrow band. A system which achieves this result is calleda
bandpass delta-sigma modulator [37], [38]. Figure 2.9 compares the pole/zero locations of
0) =
b) Bandpass
Figure 2.9: The passbands and pole/zero locations of the noise transfer functions
for a) lowpass and b) bandpass AZ modulation.18
the NTFs for lowpass and bandpass modulators. As was the case for lowpass modulators,
the oversampling ratio of a bandpass modulator is defined as R = fl2fB, but now fB
corresponds to the width of the band about the center frequency.
The obvious advantage of a bandpass delta-sigma modulator is that the sample
frequency is only several times (27c/o)o) greater than the signal center frequency con. A
direct implementation of lowpass delta-sigma modulator for an intermediate-frequency
(IF) or radio-frequency (RF) narrow band signal would result in a sample rate which is
much higher than that required by a bandpass modulator.
A conceptual diagram of a bandpass delta-sigma ADC is illustrated in Figure 2.10.
A narrowband analog input is converted directly to a 1 bit oversampled digital signal with
noise-shaping around the passband. The decimation filter suppresses the out-of-band
quantization noise and downsamples the 1 bit signal to baseband digital signal. The
decimation filter for bandpass modulator will be discussed in Section 2.9, "Decimation
Filtering," on page 26.
The primary motivation for the development of bandpass converters is their ability
to directly convert modulated narrowband signals to digital form. Examples of systems
analog
input
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Figure 2.10:A diagram of a bandpass delta-sigma ADC.
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where this operation is important include radar, digital communication and measurement
systems. In the context of these systems, early conversion to digital at either the IF or even
RF stage results in a more robust system with improved IF-strip testability and provides
opportunities for coping with multiple broadcast/data formats. As shown in Figure 2.11,
the "zero-IF" receiver architecture does quadrature mixing with analog components while
the bandpass modulator does such mixing digitally. Since it is hard to maintain quadrature
with analog components but it is easy to keep a digital signal in perfect quadrature, systems
(such as digital communication systems) which rely on the separation between I and Qare
more ideal if mixing is done digitally.
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Figure 2.11:Comparison of radios using a bandpass delta-sigma ADC or the
"zero IF" architecture.20
Again, assuming the quantization noise is white with power ae2, the in-band noise
power for a bandpass modulator of order 2n where
is
H(z) =
D (z)
(ZZ0) n (ZZ0* ) n
(2.14)
,,2 +
A.T`'=e°2R I ico12 02 (CO 2 sin C00)2n
0 (e )1 dm,.ef2R
It da)
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712n 02
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As with a lowpass modulator of order n, the resolution of a bandpass modulator of order
2n increases by n + 0.5 bits with every octave increase in R. The design considerations
for a bandpass NTF are the same as those for lowpass NTFs.
Figure 2.12 shows the spectrum of the output of a sixth-order bandpass delta-sigma
modulator with a center frequency coo = .The in-band sine wave input is faithfully
reproduced, yielding a spectral line inside a noise valley, but outside this valley large
amounts of quantization noise would dominate any out-of-band signal components.
Bandpass delta-sigma modulators are most attractive for the conversion of high-
frequency narrowband signals to digital form [37]-[43]. However, in such applications,
discrete-time modulators must sample fast-slewing signals and will therefore require a
sample-and-hold circuit with low aperture error. In the next section, the continuous-time
delta-sigma modulator will be introduced, and it will be shown that the sample-and-hold
operation is not critical in this system.21
2.7 Continuous-Time Modulators
A first-order continuous-time delta-sigma modulator is shown in Figure 2.13. In
this system, a continuous-time filter (see [44], [45] for literature regarding integrated
continuous-time filters) replaces the discrete-time filter in the forward path of the
modulator. The input to the modulator is a continuous-time analog signal and the act of
sampling occurs at the quantizer, that is, inside the loop. A distinct advantage of
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Figure 2.12:The spectrum of the output of an example sixth-order modulator with
a -10 dB peak input (relative to the DAC feedback levels). The bandwidth
associated with each point is 7c/512 radians.
Loop Filter Quantizer
f
vc
Q
(clocked)
<DAC4i
--41-111111. V
Figure 2.13:A first-order lowpass continuous-time delta-sigma modulator.22
continuous-time modulators is that sampling errors are noise-shaped along with quantizer
errors and thus the criticality of the sample-and-hold block is reduced. This produces a very
strong motivation for designing at least part of the loop with continuous-time circuitry.
Continuous-time modulators are also fast and provide a certain amount of anti-alias
filtering at no cost [46].
However, continuous-time delta-sigma modulators are sensitive to the behavior of
the DAC over the entire feedback period, unlike discrete-time modulators which rely on the
constancy of the DAC feedback value only at the end of sampling period. Thus, any error
in the DAC feedback waveform can appear in the spectrum of the quantizer output. The
most notorious of these errors is clock jitter on the feedback DAC. In a discrete time delta-
sigma modulator, clock jitter will result in inaccurate sampling and thus will be most
critical in modulators dealing with fast-changing inputs. The situation for continuous-time
delta-sigma modulators is even worse because the clock jitter corrupts on the feedback
pulses. The effect of clock jitter on delta-sigma modulators will be discussed in detail in
Chapter 3.
Some noteworthy results have been reported with continuous-time delta-sigma
modulators. Przybysz et al [47] of Westinghouse described a lowpass first-order Josephson
delta-sigma modulator employing superconducting materials. They claimed that the
modulator achieved 78 dB SNDR in a 10 MHz bandwidth at a sampling rate of 40 GHz!
Jensen et al. [48] of Hughes described a second-order lowpass delta-sigma modulator
fabricated in a 70 GHz AlInAs/GaInAs heterojunction bipolar transistor process which
achieved a 12 bit dynamic range with a 50 MHz signal bandwidth and a 3.2 GHz sampling
rate. This is the widest signal bandwidth reported to date for a delta-sigma ADC. Troster et
al. [49] built a continuous-time bandpass delta-sigma modulator using a 1.2pm/7GHz
BiCMOS analog/digital array and off-chip, high-linearity inductors and capacitors. They23
achieved 9 bit performance over a 200 kHz band centered at 6.5 MHz. Their design
methodology limited the order of the system to 4.
Chapter 3 is devoted to a more complete treatment of continuous-time delta-sigma
modulators and Chapter 4 includes a method for the computer-aided design of high-order
transconductance-LC bandpass delta-sigma modulators.
2.8 Modelling of Delta-Sigma Modulators
The equation V = GU + HE is often used to model delta-sigma modulators. As
was mentioned earlier, since there exists a functional relation between the input of the
quantizer and the additive noise E, the model hides the nonlinearity of the modulator. In
1987, Ardalan and Paulos [50] set forth a quasilinear model of a delta-sigma modulator
which elegantly handles the nonlinearity of a binary delta-sigma modulator. This section
summarizes their approach and compares the predicted SNR curve against simulations for
a high-order modulator. In the interest of brevity, only the DC input case is described.
Their method, which is a generalization of the describing function method, splits the
modulator into two linear systems, one for the "signal" and one for the "noise." For DC
inputs, "signal" components are DC components. Likewise, the "noise" componentsare the
AC components. The input, y, to the quantizer is thus split into DC and AC components
according to
y = Yo+Yi, (2.16)
where yo is the mean value of y and yi is a random component withzero mean. For inputs
other than DC, yo would be the component of y that is correlated with the input andyi
would be the remainder and, as such, uncorrelated with both the input andyo.
The quantizer is then modeled as shown in Figure 2.14.24
The signal passes through one gain, while the noise passes through another. The
gains ko and k1 are chosen such that the modelling error e = sgn (yo + y1)koyok1y1 is
minimized, in the least squares sense. This, in turn, makes e uncorrelated with both yo and
yi . When this model is used to replace the quantizer in Figure 2.14, the modulator is split
into two linear systems, as illustrated in Figure 2.15. The first system is driven by the input,
u, and the second system is driven by the error, e. Assuming the quantization noise is white,
with Gaussian probability distribution function, Ardalan and Paulos showed the following:
YHsgn(y) --).- v
Figure 2.14:Modelling the quantizer with two linear gains and a noise
source. v = sgn(y) becomes v = koyo + k1y1 + e.
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Figure 2.15:Applying the describing function method (which uses the
quantizer model of Figure 2.14) to the general modulator of Figure 2.4 splits
the modulator into two linear systems.i)The variance of the error signal is
2
CT2= 1U2 (2 /it) exp(-2erf 1(u) ), (2.17) e
x
where erf(x) =fe-2dx.
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ii) The variance ai of yi and the gain k1 form the solution to the coupled equa-
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Note that the resulting "linear" model depends on the input, u. In order to apply the
above results, a pair of nonlinear equations (Eq. (2.18) and Eq. (2.19)) must be solved for
a variety of u values and the results plotted. For general high-order modulators, this can
only be done using numerical methods.
1. The notation reflects the fact that the power gain is the square of the "two-
norm," which, by Parseval's theorem, is given by
IIe=lrliAdw)12d(o= Ihoz)2. 2It0
n = 026
As an illustration, the above procedure was applied to a fifth-order lowpass
modulator to predict the SNR curve. Simulations with sine wave inputs were used to
estimate the true signal-to-noise ratio of the modulator and, as shown in Figure 2.16, the
simulated SNR is quite close to the predicted SNR. Even more remarkably, the prediction
of the maximum stable input, Q= 0.566, is within 4% of u= 0.548, the value
determined by long simulations. The method of Ardalan and Paulos will be explored in
more detail and applied to the delta-sigma design process in Chapter 4.
2.9 Decimation Filtering
The output of a delta-sigma modulator is an n-bit (n is generally less than 4 and
often equal to 1) digital data stream with a sample rate much higher than the Nyquist rate.
A digital decimation filter [51] processes the data as shown in Figure 2.1 to filter out the
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Figure 2.16:The SNR curve determined by the describing function method of
Ardalan and Paulos compared against SNR measurements from simulations.27
out-of-band noise and reduce the sample rate to the Nyquist rate. Since the output of
modulator is clocked at the oversampled rate, this digital filter has to work at a high speed.
An efficient realization of the decimation filter is therefore needed in order to keep the cost
of a complete delta-sigma ADC system low.
A decimation filter is a lowpass filter whose output is sampled at a lower rate than
its input. The simplest decimation filter is referred to as a sine, or comb, filter [52]. The
transfer function of a comb filter is
1 (1 -z-R)n K(z) =
Rn1Z 1
(2.23)
where n and R are the order of the comb filter (not the order of FIR filter) and the
decimation factor, respectively. The length of the filter is nR - n -1. When n = 1, the
actual operation is simple averaging over R samples (since):
i
R 1
Wdec= RI v(Ri),
=o
(2.24)
If v is binary (±1) a since filter can be easily implemented by an up/down counter, as
shown in Figure 2.17.
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Figure 2.17: A digital sine' decimation filter.28
A comb filter has the zeros at mirrors of the baseband, wm = 2mit/ R,
m = 1,R 1 and thus prevents noise from aliasing into the baseband. The transfer
function magnitude of a third-order comb filter with R = 32 is shown in Figure 2.18. The
"comb" name comes from the comb-like form of this plot. Comb filters are normally
suitable for one-stage decimation in very low frequency ADCs.
For systems in which the attenuation of a comb filter at the passband edge is too
high or the attenuation of the baseband mirrors is too low, high performance decimation
filters employing a multi-stage structure are used. (For references on multi-rate signal
processing, refer to [53], [54].) The diagram in Figure 2.19 shows a multi-stage structure
[55] for decimation by a factor of 64 for a 16-bit lowpass delta-sigma modulator. The
overall transfer function is
K(z) = K i(z)K2(z16)K3(Z32)K4(Z64) (2.25)
where K1(z) is a fifth-order comb filter with decimation factor of 16, K2(z) and K3(z)are
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Figure 2.18:The magnitude response of a third-order comb filter with29
multiplier-free half-band FIR filters with decimation factor of 2 and K4(z) is a passband-
ripple-correction FIR filter which compensates for the droop of the passband. Except for
the K1(z) filter, all filters work at reduced clock rates. The K2(z) and K3(z) filtersare
designed to have small passband ripple and high stopband attenuation while avoiding the
use of general multipliers.
In [56] and [57], Saramald advocated a frequency transformation method for
designing multiplierless FIR filters effectively. The method can also be applied to half-
band FIR filters. The main idea is to decompose a general FIR filter into a series of identical
subfilters which replace the delay blocks in a prototype FIR filter. The prototype filter
satisfies the requirements imposed by the passband ripple and the stopband attenuation
with a relaxed transition band while the subfilter meets the transition band requirements
with a reduced requirement on the passband ripple and stopband attenuation. The structure
is insensitive to quantization of the coefficients, with the result that only 2or 3 signed
binary coefficients are needed.
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Figure 2.19:A multi-stage decimation filter with 16 bit performance.30
For example, consider the following specifications of a half-band filter:
i)Passband cop = 0.4535 and stopband cos = 1- wp = 0.5465,
ii) 100 dB stopband attenuation.
The Saramald method then yields the following transfer functions:
= 21z-119 k (2)
(2.26)
where ft(z) = F(z) (a oz-51 + a iz-3 4 F(z)2 + a 2z17 F(z)43F(.06.)and F(z) is a linear
phase FIR filter. The coefficients of both fl(z) and F(z) are given in the following
Table 2.1. Figure 2.20 illustrates the frequency response of the designed half-band filteras
well as those of the corresponding prototype filter and subfilter.
The reason why a comb filter is normally used as the first stage in a decimation filter
is that a comb filter requires only simple addition and subtraction operations. In
n an F(n)
0 242-3-2-5 2-5-2-8
1 -2°-2-3+2-5 -2-6-2-8-240
2 24+2-3+2-5 2-5-2-9
3 -2-3-2-5+2-17 _2-5_2-7_2-10
4 2-4_2-7+2-10
5 -2-4-2-6
6 2-3-2-7+24°
7 _2-2+2-5+2-6
8 2-1+2-3+2-7
9 same as 8 ...
Table 2.1: Coefficients for the halfband filter.31
Figure 2.19, the fifth-order comb filter is realized by five tandem steps of integration,
downsampling, and then five tandem steps of differentiation. Although the integratorsare
unstable, the whole comb filter is stable and as a result, modulo arithmetic (the modulus
has to be at least Rn) can be employed to generate outputs correctly.
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Figure 2.20: The frequency responses of the designed half-band filter, the
corresponding prototype filter and subfilter.
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(decimation factor of 2).32
Using a comb filter as the first stage requires wide, high-speed digital adders. For
modulators producing data at GHz rates, a comb filter is not practical. In addition, a comb
filter is not suitable as the first decimator stage for a bandpass delta-sigma modulator
because the passband is in the wrong place.
In [58], a first stage structure called DASH was constructed which overcomes the
preceding two disadvantage of comb filters on first stage decimators. The DASH filter takes
advantage of the one-bit nature of a binary modulator's output and the symmetry of a
linear-phase FIR filter to precompute many of the intermediate sums required in a direct
implementation of an FIR filter. This structure can be applied to the design of a decimation
filter using commodity CMOS for a GHz delta-sigma modulator. The DASH filter structure
diagram is shown in Figure 2.22. Note that the input to the decimator must be supplied in
no f P f
fj R
Adder Tree
(may be pipelined)
ROM or
Coefficient-Mapping Logic
i
Figure 2.22:The structure of the DASH filter.33
parallel to reduce the bit rate on any one pin to a manageable value. Also note that the
mapping table size is drastically reduced by the symmetry of linear-phase FIR filters: 1
coefficients yield only 31/2, as opposed to 21, distinct values. For example, if 1= 8, only
81 ROM entries are needed.
For a bandpass modulator, the decimation filter can be made to be the same as that
n
of a lowpass modulator except for the first stage [59]. If the center frequency is
multiplication of the bit stream by cos (nn/2) and sin (nn/2) is needed to convert the
bandpass signal to / and Q baseband signals which are then processed by separate lowpass
decimation filters. If the center frequency is iri2m, then the first stagecan be a filter with a
decimation rate m, realized by either a DASH filter or a normal FIR filter. The center
7c
frequency will then beand mixing by cos (nn /2) and sin (nn /2) performed. Center
n
frequencies such asand
It
can also be supported with a small increase in hardware
complexity. A general structure of bandpass decimation filter is given in Figure 2.23.
Since a decimation filter involves many operations performed with digital logic, it
typically occupies many times more chip area than the analog modulator. Specialcare
v
DASH filter
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Normal FIR
cos(nn/2)=1,0,-1,0,...
sin(nn/2)=0,1,0,-
Lowpass
decimation
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/
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1
Lowpass
/ decimation
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Figure 2.23:A bandpass decimation filter with a center frequency at nm12.34
should be taken regarding the choice of the decimator structure, specifically the avoidance
of multipliers, to save die size and power.
2.10 Benchmarks
Some current ADC benchmarks are summarized in Table 2.2 and plotted in
Figure 2.24. Delta-sigma ADCs achieve the highest resolution, with 20.5 bits of dynamic
range being the highest value reported. Very high speed converters are still of the flash and
time-interleaved variety, but a recently reported delta-sigma ADC has achieveda
bandwidth of 50 MHz.
2.11 Summary
Delta-sigma modulation has 3 key features: oversampling, noise-shaping andone-
bit quantization. Oversampling means sampling at a rate above the Nyquist rate, and the
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Figure 2.24:ADC resolution vs. signal bandwidth.
107 108 10935
Bandwidth
(KHz)
SNR
(dB) Type Area
(mm2)
Power
(mW) Reference
50,000 60 subranging 19 950 [60]
50,000 55/71continuous-time MOD2 3 1000 [48]
25,000 68 subranging 575 [61]
10,000 78Josephson junction MOD! [62]
1,000 72 2-2 multi-bit MASH AZ [63]
750 92 2-1-1 MASH Al 5.2 180 [64]
500 90 radix-1.93 pipelined 77.2 1800 [65]
20 97 2-2 MASH A/ 26 180 [66]
0.492 118 tri-level 5th-order A/ 45 [67]
0.4 122.5 4th-order A/ 27 50 [68]
Table 2.2: ADC performance records.
oversampling ratio is typically greater than 64. Noise-shaping means attenuating the
quantization noise at those frequencies which are of interest, and is achieved by embedding
a quantizer in a feedback loop. One-bit quantization means that the modulator output is
only one bit wide and results in the inherent linear property of delta-sigma modulators.
To convert a delta-sigma modulator's bit-stream output to standard PCM data, a
decimation filter is needed. This filter removes the out-of -band quantization noise and
produce noise-free data at a reduced sampling rate. High-performance decimators typically
require large amounts chip area.36
Chapter 3. Modelling of Continuous-Time Delta-Sigma Modulators
The next two chapters deal with the analysis and synthesis of continuous-time delta-
sigma modulators. This chapter describes the modelling of continuous-time delta-sigma
modulators and the design of lowpass modulators, while the next chapter describes the
design process for bandpass modulators. Starting with first-order and second-order
continuous-time modulators, the formulae used in the analysis and design processes for
more general cases are derived. Two example third-order lowpass continuous-time
modulators are designed based on these formulae. Finally, the effect of clock jitter on
continuous-time modulators is discussed.
3.1 Introduction
Most delta-sigma modulators in production today are implemented using discrete-
time circuits, with switched-capacitor (SC) implementations being by far the most common
[28], [42], [43], [46], [63]-[69]. This is primarily due to the ease with which monolithic SC
filters can be designed and the high degree of linearity of the resulting circuits. However,
the need for high-accuracy sampling of high-speed signals renders discrete-time delta-
sigma modulators impractical as high-frequency data converters.
Since continuous-time delta-sigma modulators make use of continuous-time, loop
filters, the sampling operation takes place at the quantizer. As a result, both sampling errors
and out-of-band signals which alias into the passband are suppressed by the high gain of
the loop filter in the passband. This is particularly important for bandpass modulators which
must otherwise sample a rapidly-changing signal with high accuracy.
Unfortunately, continuous-time circuits are more difficult to design and simulate
[70][71]; they are also more sensitive to clock jitter. This chapter addresses the design and37
simulation issues by showing how to do analysis and synthesis of continuous-time delta-
sigma modulators. The main analysis tool is a method for converting a continuous-time
modulator into an equivalent discrete-time system. This method is developed by studying
the first and second-order systems and then generalizing to higher-order modulators. A
discussion of the jitter effect forms the last section of this chapter.
3.2 The First-Order Continuous-Time Delta-Sigma Modulator
This section shows how to transform a first-order continuous-time modulator into
an equivalent discrete-time system. In the process, the conventions for discrete-to-
continuous and continuous-to-discrete transformation of signals are introduced.
Figure 3.1illustrates the structure of a first-order modulator which uses a
continuous-time integrator for the loop filter. In this circuit, the difference between the
continuous-time input and an analog version of the quantized output is integrated and the
result is periodically quantized.
Both simulation and analysis of this system are eased if the modulator is converted
to a discrete-time system. Since this chapter must deal with both discrete and continuous-
time signals, a convention that a continuous-time signal bears a "c" subscript is adopted.
Likewise, the conventions for converting continuous-time signals to discrete form
Loop Filter Quantizer
vc
(clocked)
<DAC4
-110.--1111111 V
Figure 3.1: A first-order continuous-time delta-sigma modulator.38
(sampling) and for converting discrete-time signals to continuous form (zero-order hold)
are illustrated in Figure 3.2. In this figure, x is a discrete-time signal matching samples of
the continuous-time signal xc at integer time, while vc is a piecewise-constant continuous-
time signal with breakpoints at integer time and values matching the most recent value of
v. To simplify the discussion, the sampling rate is taken, without losing generality, to be
1 Hz.
From Figure 3.1, the quantizer input, yc, which is also the integrator output,xc, is
r
xe(t) = xe(0) +5(uc(t)vc(t)) dt
o
r -1 r
= xc(0) +5(ue(t)vc(t)) dt +1(uc(t)vc(t)) dt
o r -1
r
= x,(t -1) +ii(uc(t)ve(t)) dt
r - 1
and the quantizer output vc is
vc(n) = Q(x c(n)),
where Q() represents the quantizer action.
V, vc
1,(1)iv)
1 2 3 0 1 2 3
x(n) = xc(n-) vc(t) = v(int(t))
(a) (b)
(3.1)
(3.2)
vc( t)
t
Figure 3.2: Illustration of the (a) continuous-to-discrete and (b) discrete-to-
continuous transformation for signals.39
The samples x, of ; are given by
x(n) = x c(n) = xgn1) +
J
uc(i)dti v c(t)clt
n 1 n-1
= x(n 1)+ c(t)cltfv(n1)cit
n 1 n-1
= x(n1) + u1(n)v(n 1),
where the discrete-time signalu1(n) isgiven by
u1(n)= c(t)clt = (gu )(n),
n 1
where a 0 b is the convolution operation and 4, is a unit rectangle
1, Ot<1 g(t) = pc 0, otherwise
The Fourier transform[72]of gpc, is
G (0))=e-T
sin (w/2)
pc 6)72
The remaining equation, Eq.(3.2),is simply
(3.3)
(3.4)
(3.5)
(3.6)
v(n) = Q(x(n)). (3.7)
Thus, Eq.(3.3)and Eq.(3.7)form a discrete-time model of the modulator while
Eq.(3.4)represents a pre-filtering operation on the input prior to sampling. Figure3.3
illustrates the structure of this system, and it is clear that the discrete-time system is simply
the first-order modulator.
This example shows that it is possible to model a continuous-time modulator
exactly in discrete-time, provided a continuous-time pre-filter is used to condition the input40
signal before sampling. In this example, the pre-filter is of the finite-impulseresponse (FIR)
type and it provides first-order nulling of the frequencies which alias to DC, namely 1 Hz,
2 Hz, etc. Section 3.4, "General Continuous-Time Modulators" on page 44, will show how
this observation generalizes to other modulators.
An important consideration in continuous-time modulators is the effect of memory
in the DAC. For example, if the rise and fall times of the DAC feedbackare unequal, then
the effective value of the DAC feedback will depend on the previous value of the feedback
signal.1 Such pattern-dependent DAC feedback introduceserrors which are not noise-
shaped. To eliminate this error, the DAC feedback should be of the "return-to-zero" variety,
illustrated in Figure 3.4. The time during which the DAC is in the "zero" state should be
long enough to reset all storage nodes in the DAC.
gpc
1.1c
Figure 3.3: A discrete-time model of a first-order continuous-time delta-
sigma modulator.
Figure 3.4: A return-to-zero (RZ) DAC waveform.
1. However, as Jensen [48] observed, a differential signal is inherently symmetric
even if its individual components are asymmetric.41
However, a return-to-zero waveform changes the effective value of the feedback.
Specifically, if the DAC waveform is of the form shown in Figure 3.4, with 0 5 ti 5 t2 5 1,
then the effective DAC feedback becomes
n t 2
J
VST)dt =fv(n1)dt = (t2ti) v(n1).
n 1 t1
(3.8)
This change in the effective feedback can be countered by scaling the feedback coefficient
by 1/ (t2ti).
33 The Second-Order Continuous-Time Delta-Sigma Modulator.
Figure 3.5 shows the block diagram of a second-order continuous-time modulator.
This modulator gains an advantage over the first-order modulator by increasing the loop
gain with two cascaded integrators. The analysis of this structure isa little more
complicated than that of the first-order modulator, and the resulting discrete-time model is
less compact. As before, direct manipulation of the system equations and the conventions
of Figure 3.2 are used. Assuming non-return-to-zero feedback and using manipulations
identical to those used in the derivation of Eq. (3.1), it is found that
n
x 1 c(n) = x 1 c(n 1) +f(u c(t)v c(T)) clt , for n 1t_. n,
n1
so that
Xi
A
-1.5
Q
(clocked)
vc
<DAC
Figure 3.5: A second-order continuous-time modulator.
rim. Vx1(n) = x i(n 1) v(n 1) + u1(n)
where
u1(n)=fu c(t)dt = (gpic®
n 1
and epic is a unit rectangle
gpic(t) =1, 0t< 1
0, otherwise
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(3.9)
(3.10)
(3.11)
Similarly,
x2c(n) = x2c(n.
= x 2c(n1) +
n
X = x 2 c(n1)-
1)
1
c(r1
n
+
n
X(n
1)
(xic(t)
1
1) +
n
-I-r
n !1
n
\n
1.5vc(t)) dt
c(t)V c(t)) dt
1
t
1 c(i)diidt2v(n
1
dt
1)
1.5v(n 1)
1
= x2,(n 1) + x c(n 1)+fTitc(nt)dt2v(n 1),
0
so that
x2(n) = x2(n 1) + xi(n 1) + u2(n)2v(n 1)
where
u2(n) = (gp2c (Dud (11),
and gp2c is a unit ramp
gp2c(0 = {
0, otherwise
Lastly,
v(n) = Q(x2(n)).
(3.12)
(3.13)
(3.14)
(3.15)43
Together, Eq. (3.9), Eq. (3.12) and Eq. (3.15) form a discrete-time equivalent of the
modulator, provided two pre-filtered and sampled versions of the input are suppliedas
indicated in Eq. (3.10) and Eq. (3.13). Figure 3.6 shows the structure of the resulting
modulator. Note that as was the case with the first-order modulator, the pre-filtersare both
continuous-time FIR filters. The two pre-filters are needed in order to preserve the equality
of x1 and x2 with samples of x1c and x2c. It is only possible to reduce the number of pre-filters
if this correspondence is sacrificed. The method for doing so will be described in the next
section, but for the sake of completeness, Figure 3.7 shows the resulting structure. Thepre-
filter is a triangle,
gpC
UC
t,05t < -1
2 t, 1 5..t52
0,otherwise
(3.16)
9plc
F_
Figure 3.6: The direct discrete-time model of the second-order continuous-time
delta-sigma modulator.
-*AP.- V
Figure 3.7: The reduced discrete-time model of the second-order continuous-
time delta-sigma modulator.and its Fourier transform is
Gp,(0) r sin (03/2)12
[(0/ 2 (3.17)
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Thus, 4, is again FIR, but now Gpc provides second-order nulling of the frequencies
which alias to DC.
3.4 General Continuous-Time Modulators
For higher-order modulators, the transformation from continuous to discrete time
will be developed using state-space notation [73]. The formulae are more complicated since
they make heavy use of matrix notation, but this disadvantage is balanced by the fact that
the formulae are well-suited to automation. The results presented here are extensions of
those presented in [20], which are also available under MATLAB [74].
Figure 3.8 shows a modulator containing a continuous-time front end and the
equivalent discrete-time modulator. Loc and LI,. are the loop filters of the continuous-time
modulator, while Lo and L1 are the loop filters of its discrete-time counterpart. In the
discrete-time modulator, Lo =and L1 =H 1
.Equivalence of the discrete and
continuous-time systems requires that their (sampled) outputs be identical. For the
moment, the matching between the samples of the modulators' internal states will also be
required.
3.4.1 Computing the A, B, C and D matrices
The state equations for the linear parts of the continuous and discrete sections are,
respectively,
=Acxc+Bc[uc (3.18)x(n) = Ax(n1) +B[u(n11
v(n1)
(3.19)
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where Ac and A are N x N matrices describing the interconnections between the states, Bc
and B are N x 2 matrices which describe the feed-ins for the u and v signals and N is order
of modulator.
Following the manipulations used in the analysis of the first and second-order
modulators, a sample of xc may be found from the previous sample of xc and the linear
system's inputs via
n
xc(n) = e
A
`n X c(0) +e
A cn Se Act
B
0
Continuous-time circuitry
Loc
Linear System
with state xc
1-1c
vc
Discrete-time circuitry
Yc,,,,..
Continuous-time circuitry
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<DAC
Remainder of
the modulator
Discrete-time circuitry
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Linear System
with state x
L1
Remainder of
the modulator
v
Figure 3.8: A modulator with a continuous-time front end and an equivalent
discrete-time modulator with a pre-filter on the input.46
=e
A,
e
Ac(n1)
_X c(0) (
n-1
+eite(n1) f
0
eAjBc[141CPC)-1-
v c(t)
n
eit'nnfleActBc[i4cldt
v c(t)
1
= e
A
xc(n1) +Se A ctBc[u c(n
v c(nti)
d'c
0
= e
A'Xc(Il 1)-Ffel"BciUjri t)dt +feAccB
0 0
where
c2vc(n'c)dt, (3.20)
Se
Bc = [Bc1Bc. (3.21)
The first integral in Eq. (3.20) represents a collection of Npre-filters whose impulse
responses are nonzero only in the interval t e [0, 1].Each filter connects to one of the
states in the discrete-time model via the B1 vector of the B matrix; B1 may be taken to be a
vector of ones since each pre-filter has its own arbitrary scaling factor. As was indicated in
the discussion of the second-order modulator, combining the N pre-filters intoone is
possible, but only if the correspondence between xc and x is abandoned. This will be
explored further at the end of this section.
Assuming that non-return-to-zero feedback is used (vc is constant during each clock
period) and that Ac is non-singular, the second integral in Eq. (3.20) is
Actinl? griT)PC =
Ac
1). (3.22)
0
Thus, in order for Eq. (3.18) and Eq. (3.19) to describe systems whose samplesare
identical, a number of conditions must hold. Ignoring the pre-filter issue for the moment,
these conditions are
A = ell` and (3.23)B2 = A-c-1 (A - I) Bc2,
or, equivalently, their inverses
Ac = logA and
Bc2 = (A/) -1AcB2.
(3.24)
(3.25)
(3.26)
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In the context of delta-sigma modulators, degenerate cases (caused by AI and Ac
being singular) are commonplace, but a discrete-to-continuous transformationis
nonetheless possible. One can use a limiting process or, as will be illustrated in the first
design example, establish the equivalence of the loop filters' pulse and impulseresponses
directly.
If the DAC feedback uses a return-to-zero waveform with 0t1 < t21, then a
procedure which is identical to the above shows that the continuous and discrete systems
are equivalent provided, as before, A = It' and
B = A
_ 1 (eft, ( 111) A, (1t2),
2 e )° c2.
This value of B2 is different from (3.24) by a factor of
A (1r (ec i)it (1t -A ec 2)) (A - /)-1(ect,-Aech) u_ ec1)A
(3.27)
(3.28)
which shows that pre-packaged software which assumes ti= 0 and t2 = 1 can be used
to do the bulk of the work, if this correction factor is applied afterwards. Note that the
rearrangement of factors required by this operation is possible since the various matrices
commute.
Since the above relations allow one to map a continuous-time system intoa
discrete-time system whose state samples match those of the original system,one would
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expect that the outputs of the two systems could be made equivalent simply by equating the
respective C and D vectors:
C = Cc and
D = [DiD21= Dc =jcipc21
(3.29)
(3.30)
Since the samples of the modulators' states are equal, this expectation is indeed
correct for the C vector. However, the shape of the comparator feedback pulse combined
with circuit considerations usually affects Eq. (3.30). If 0 < t1 < t2 < 1, then the direct
feedthrough component of the pulse caused by De2*0 is irrelevant since this component
is zero at the instant when the comparator samples the filter output. Also, the case ti= 0
must be considered as a limiting case of t1 > 0 since the comparator always requires some
finite amount of time to come to a decision. Thus, t1 z 0 = D2 = 0.
The comparator only "sees" the direct feedthrough component if the (t1, t2) interval
contains a sampling instant. In the borderline case, where t2 is a sampling instant, the
precise details of the comparator and feedback waveform will determine whether the
previous or subsequent value of the feedback is sampled. If the (ti, t2) interval contains a
sampling instant, namely t2 > 1, the large delay associated with the feedback DAC
increases the amount of memory in the system and the state vector must be augmented with
extra state variables. This added complexity is beyond the present scope of this discussion
but will be discussed later in this chapter. Thus, for 0t1 < t2 < 1 the D vector is given by
D= [D1D2][Dci (3.31)
To illustrate the method, the discrete-time equivalent of the second-order modulator
will be derived. The state-space description of the system in Figure 3.5 is001 1
= 10 0 1.5
01 r00
(3.32)
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Using the MATLAB [74] function call [A B C D] = c2dm(Ac,Bc,Cc,Dc,1, ' zoh' ),
the discrete-time equivalent is found to be
c11 :
[A: B1
=[11
101 -1
0.5 2
011 00
(3.33)
This state-space description corresponds to the desired discrete-time equivalent
except that the input u has been assumed to be a sampled-and-held value rather than a true
continuous-time signal. As a result, the B1 vector only contains the DC gains of the two pre-
filters. For the purpose of simulation with DC inputs, this model would be sufficient.
However, for accurate simulations with time-varying inputs, the true pre-filters must be
found.
3.4.2 Computing the pre-filters
To find the impulse responses of the pre-filters, Eq. (3.20) can be used. This
equation requires an expression for eAct [75], [76], which for the /lc matrix of Eq. (3.32) is
eAct10
t 1
(3.34)
This expression can be integrated to find the and 2impulse responses of
Eq. (3.11) and Eq. (3.14).
If one wishes to combine the n pre-filters into a single pre-filter, the easiest way to
compute its transfer function is to use the fact that the (sampled) comparator input of the50
continuous and discrete-time systems must be identical. This consideration leads
immediately to the relation GpcLo= Loc, or
Loc G= pc Lo
Thus for the second-order modulator
Gpc(r.o) =
(3.35)
,
2
2
1/S2 r 1, where s = :go and z = (3.36)
1 /(1 )
which is the same as Eq. (3.17).
In the general case, from Eq. (3.20), the pre-filters in the time-domain can be
expressed as a vector of
gpc(t) = eil`t [step(t) - step(t- 1)] 13ci, (3.37)
where step(t) is the unit step signal
step(t) = {
0, t < 0
The Laplace transform of gpc is therefore
Gpc(s) = (s -Ac) -1 (1 -e (s A c) Bcl
(3.38)
(3.39)
Generally, gpc is not of finite duration. However, if A is zero below the first sub-
diagonal and C is zero except for the last element, which are the case if the loop filter
contains no feed-forward terms, then gpc is of finite length.
In a simulation of the discrete-time equations of a continuous-time modulator with
a sinusoidal input, the pre-filters' outputs can be computed from the frequency response
(amplitude and phase) of the pre-filters' transfer functions.51
3.4.3Computing the NTF
The most important feature of a delta-sigma modulator is its NTF. Once the
discrete-time model of a continuous-time modulator has been found, it iseasy to compute
the modulator's NTF. The linear model of the quantizer used to find the NTF expression is
v= y + eand y = Cx +Diu. (3.40)
Thus
[x(n+ 1) [AB1B1 x(n)
u(n)
v(n) 0 01
y(n) + e(n)
x(n)
=
[I+B2C 131+B2Dil
u(n) ,
C D1 1
e(n)
[A Bi Bl
0 01
x(n)
u(n)
Cx(n) + Diu(n)+ e(n)
(3.41)
gives the state space description of the closed-loop system. The MATLAB [74] function call
ss2tf(Acl, Bcl, Ccl, Dcl, 2) or ss2zp(Acl, Bcl, Ccl, Dcl, 2)
can then be used to find the NTF of the system numerically; or the following expression
may be used to find the NTF in symbolic form:
H(z) = C (z - (A + B2C))1B2 + 1
1
1 - C (z - A)-1
B2
(3.42)
3.5 Synthesis Examples- Third-Order Lowpass Continuous-Time Modulators
The preceding sections showed how to model a given continuous-time modulator
with a discrete-time equivalent and presented continuous-time first and second-order
modulators. In this section, two third-order lowpass continuous-time modulators with
different topologies are designed using the techniques derived above.52
3.5.1 A third-order modulator with the feedback structure
The first modulator topology is the "feedback structure," illustrated in Figure 3.9.
This circuit has enough adjustable parameters to accommodate any third-order NTF which
has all of its zeros at DC.
The first step in the synthesis procedure is to choose a prototype NTF. An NTF
which has a maximum out-of-band gain of 1.7 and all zeros at DC was selected using a
method similar to that described in [37]. The poles and zeros of the resulting noise transfer
function, H, are listed in Figure 3.10. The poles of H are arranged such that a maximally-
flat all-pole STF would result if the modulator were purely discrete-time. Simulation of the
discrete-time version of this modulator indicates that a peak SNR of 105 dB at an
oversampling ratio of 128 can be expected and that the modulator is stable for inputs up to
half of full-scale.
The next step is to convert the L1 = 11/H loop filter to continuous-time and
identify the b1, b2, b3 parameters. The d2 cm function of MATLAB fails due to the
singularity problems described earlier. To circumvent this difficulty, direct integration of
the integral in Eq. (3.22) will be used. To evaluate this integral, one needs to know eA 't and
Bc2. From Figure 3.9,
uc
.1 f .1
DAC
-.4.-
clocked)
v
Figure 3.9: A third-order continuous-time lowpass delta-sigma modulator. An
input level of one corresponds to full-scale, but the internal states of the
modulator are not scaled for dynamic range.53
Ac =
Whence
At
=
and, from Eq.
B2 =
0 0
000
1 0 0
0 1 0
1
t
t2/2
(3.22),
1
Se A tBach
o
Bc2
00
1 0
t 1
=
=
b1
b2
b3
b
1
and Cc = [0,
bi
b1/2 + b2
/6+b2/2 +b3
0,1]. (3.43)
(3.44)
(3.45)
Converting the discrete-time state equations to an NTF with the form of Eq. (3.42)
and matching the coefficients with the desired NTF, an NTF whose denominator is
Z3 +aiz
2+ a2Z + a3 results when
2a
1a2+ 2a3+ 1 1
[bp b2, b3] =[al+ a2+ a3+ 1, a
1a
3
+ ,1 ,' 6
. (3.46)
Figure 3.10:Poles and zeros for the noise transfer function.54
Applying the above formula to the present example results in the solution
[b1, b2, b3] = [0.0864, 0.3820, 0.8307]. (3.47)
The above process guarantees that the NTF of the continuous-time modulator is the
same as that of the prototype discrete-time modulator but does not guarantee anything
about the STF other than unit gain at DC. The STF, given by G(s)= Las)H(z), where
z = es, can be expressed as
-13
G(s) =(1 -
s
z 1
)x
H D(z), (3.48)
where HD(z) is the denominator of H. Since the first term in Eq. (3.48) is a third-order
sinc filter, which has a fairly flat frequency response in the band of interest, and the second
term is a maximally-flat discrete-time filter, the STF, shown in Figure 3.11, is also very flat
(<10-3dB droop) and does not exhibit peaking. The price paid forthis desirable behavior is
an increased dynamic range requirement for the integrators (each integrator output con-
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Figure 3.11:Signal and noise transfer functionsfor the third-order lowpass
modulator with the feedback structure. Note the NTF nulls at integer multiples offs.55
tains signal components), especially for the first integrator, and the need for several feed-
back DACs.
3.5.2 A third-order modulator with the feedforward structure
An alternative topology, the "feedforward structure", is shown in Figure 3.12. This
topology uses one feedback and drives the quantizer with a weighted sum of the integrator
outputs. Since only one DAC feedback is used, return-to-zero feedback is easier to apply.
Furthermore, by virtue of the fact that xlc and x2 form the inputs to integrators, the low-
frequency (signal) components in xlc and x2c are almost zero. Thus, the dynamic range
requirements of the first two integrators are lower than those in the feedback structure.
Also, since the feedforward and feedback structures have the same number of free
parameters, either structure can realize any NTF having all its zeros at DC.
Although the Ac matrix (and thus A) are the same as in the previous example, Bc and
Cc are different for this topology. Assuming a non-return-to-zero DAC waveform and
b1 = 1, Bc2 and Cc are given by
Bc2 =
1
0
0
and Cc = [ci, c2, c3]. (3.49)
Figure 3.12:The topology of a third-order modulator with the feedforward structure.56
The coefficients can be found through a procedure similar to that used for the
feedback structure. However by observing that the open loop system of Figure 3.12 is the
transpose of the open loop system of Figure 3.9, one can immediately conclude that the
components of C, for the feedforward structure are simply those of -Ba for the feedback
structure, in reverse order:
[c1, c2, c3] = [b3, b2, bi] = [0.8307, 0.3820, 0.0864]. (3.50)
The main difference between the feedforward and feedback structures lies in the
STF. The STF for the feedforward structure is
G (s) =
c1s2+C2S + C3 (z1)3
S3 HD (Z) (3.51)
which invariably exhibits out-of-band peaking. The STF plot in Figure 3.13 shows that the
peak out-of-band gain for this example is 2. Peaking in the STF is undesirable since it
makes the circuit more likely to be driven into instability or into nonlinear operation by
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Figure 3.13: Signal and noise transfer functions for a third-order lowpass modulator
with the feedforward structure. The STF has a out of band peak of 6 dB near fj10.57
out-of-band signals. To reduce STF peaking, multiple feed-ins may be used or STF flat-
ness constraints may be added to the design process.
3.6 Dynamic Range Scaling
It would be fortunate if discrete-time simulations could be used to do dynamic range
scaling. However scaling the discrete-time system guarantees that the maximum values of
the filter states in the continuous-time system are less than some prescribed value only at
the sampling instants. Figure 3.14 plots thex1, integrator state in the system of Figure 3.12,
when an RZ waveform with[ t1, t2] = [0.5, 1]is used. As Figure 3.14 shows, the
continuous integrator state can exceed its sampled values and thus the dynamicrange
scaling procedure must take this into account.
Since the maximum input to each integrator is known, the maximum change in the
integrator state during the time when the feedback DAC is off is easy to estimate. For
example, if the maximum value of the sampled integrator state is xi.,the maximum
Figure 3.14: A plot of the first integrator state for the feedforward structure of
Figure 3.12 with a [t1, t2]=[0.5, 1] RZ feedback waveform. The dots mark the
sampling points in the discrete-time counterpart.58
input to the modulator is u., the unsealed feed-in coefficient is b1 and the DAC is off
for the first t1 seconds of the feedback period, the maximum value of the continuous
integrator state for the first integrator is
x1 cmax = X1 max+ biumaxt
1 (3.52)
If dynamic range scaling is applied to the feedback and feedforward structures of thepre-
vious sections, the scaled b1 coefficients are 0.19 and 0.31, respectively. The fact that b1
for the feedforward structure is higher than b1 for the feedback structure means that the
feedforward structure is less sensitive to noise at the integrator output and thus the first
integrator can use a smaller integrating capacitor. This feature corresponds to another
advantage of the feedforward structure.
3.7 Jitter Analysis and Simulation
As mentioned in the introduction, jitter in the feedback pulses is often the main error
source in a continuous-time delta-sigma modulator. In this section, the effect of clock jitter
on discrete-time and continuous-time delta-sigma modulators is analyzed and simulated.
As before, the sampling frequency will be assumed to be 1 Hz.
3.7.1 Effect of jitter on discrete-time delta-sigma modulators
Sampling a perfect sinusoidal signal with a sine-wave-jittered clock is equivalent to
sampling an FM (Frequency Modulation) signal with a perfect clock [77]. The expression
u(t) for such a signal is
u(t) = Ucos (coo ( t + Jsincoit) ) = Ucos (coot + (3 sin wit), (3.53)
where U is the amplitude of the sinusoidal input, coo is the input signal frequency, J is the
peak amplitude of the jitter with units of seconds, wi is the jitter frequency and 13= .hoo
is the modulation index of the FM signal [78]. The spectrum of Eq. (3.53) is associated
with Bessel Functions Ji((3) [79], where J0((3) is the relative amplitude of the input fre-59
quency component and J1(13) is the relative amplitude of the first pair of sidebands. Since
the clock jitter is usually quite small and 13 « 1, only first pair of the sidebandsare signifi-
cant. The approximate relationship between J0(13) and J1((3) for small 13 is
Ji(13) 13
(3.54)
MP)2
Figure 3.15 shows an example of a full-scale jitter-sampled sinusoidal signal with
f0 = 0.25, 13 = 5 x le radian and a jitter frequency fi = 0.25f0. The ratio of the signal
' 02
power to the power in the two main sidebands is 10log(R)= 89dB and the sidebands
are offset by :1/ from the fo signal frequency.
Since 13 = Jo30 is the key parameter in determining the magnitude of the effect of
the jitter, increasing coo results in an increase of the error caused by clock jitter. This
observation makes intuitive sense since as coo increases, the slew rate of the input signal
increases and thus the amplitude error caused by shifts in the sampling instants will
increase proportionately.
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Figure 3.15:The spectrum of a jitter-sampled full-scale sinusoidal signal.
0.5fs60
For a white jitter noise with a uniform distribution in [J, J],the variance of the
72
2J jitter is CTi= .With an oversampling ratio R and an input frequency fo=1
R
(the
2
worst case for a lowpass modulator), the in-band noise power caused by sampling jitter is
02,,,,,2,
41
2 2° (21cfo.i)
2
(10
2
N. =
.1 R 6R 6R3
(3.55)
Whereas in the bandpass case, where the input frequency fo is unrelated to theoversam-
pling ratio, the in-band noise power due to sampling jitter is
N2(27Cf0'4
2
I 6R (3.56)
The ratio of the jitter noise power in Eq. (3.56) to that in Eq. (3.55) is (2f0R) 2,
which is much greater than one. As one would expect, the effect of sampling jitter in
bandpass modulators is therefore much more serious than in lowpass modulators. For
example, at an oversampling ratio of 64, a ±0.1% random jitter results ina 112 dB noise
floor in a low-pass modulator, but about a 73 dB noise floor in a bandpass modulator with
a center frequency of fo = 0.25.
3.7.2 Effect of jitter on continuous-time delta-sigma modulators
The effect of jitter on continuous-time delta-sigma modulators is more serious and
more difficult to quantify than in discrete-time delta-sigma modulators. This section uses
the transformation between a continuous-time modulator and its discrete-time counterpart
to analyze and simulate the effects of jitter.
In order to simplify the analysis, a[ t1, t2]return-to-zero waveform will be
assumed. Jitter on the edges of the feedback pulse will change the feedback waveform
period to[ tv, t2i] = [ t1 + T1, t2 +T2],where it and T2 are uniformly-distributed61
independent variables in [J, J].From Eq. (3.27), jitter in the feedback can be modelled
by a time-varying value for Bzi:
(h+
B2j= e
J
A,(1-t)B(e
Ac(1 (t1+)eA,(1-
(t2 + T2))
c.2dt = Ac )13c2
(t,+ti)
(e)1,0t2)
e
(t2+T2))ND = B2A
c1(eA (1-0e
Ac(1 (t, +.11)))
Be2 + Ac "c2
.Be
44,0t1) ,,itc (1t2)
"c2 "ti 2 c2 (3.57)
The above approximation neglects the second-order and higher-order terms of the Taylor
expansion of eAct for ti << 1. According to Eq. (3.57), feedback jitter is equivalent to add-
ing noise sources to each integrator input. By virtue of the decreasing sensitivity of low-
pass modulators to noise sources in later integrators, the noise added to the first integrator
will be the dominant noise source in lowpass systems.
For continuous-time lowpass delta-sigma modulators with the structures shown in
Figure 3.9 and Figure 3.12, the 'lc matrix (shown in Eq. (3.43)) is lower-triangular with the
(1,1) element equal to zero. Thus,
(
t,
yL
,
,,,,'
(ek.
(1t)
Bc2) (1) = Bc2(1), (3.58)
where the (1) notation indicates the first component of the associated vector. Unity STF
gain at DC implies
Bc2(1) =t
2
1
t
1
Bc1(1)' (3.59)
Thus, the in-band jitter noise power introduced at the input of the first integrator can be
estimated as
2 J2) 2J2 N = 2 () J (t2t1)21?3 (t2 ti)2R
(3.60)62
Eq. (3.60) shows that a continuous-time lowpass modulator only obtains a factor of
R improvement in jitter tolerance due to oversampling. Compared with the R3 factor that
applies to the discrete-time case, we see that continuous-time lowpass modulators are more
sensitive to jitter than discrete-time modulators. For example, for a continuous-time
lowpass delta-sigma modulator with an oversampling ratio of 64 and t2ti = 0.5, a white
clock jitter of J = 0.05% will result in a -80 dB in-band noise power.
Note that if t2ti = 1, the in-band noise power for the preceding example would
be -86 dB. Thus, although the return-to-zero waveform eliminate the memory effects into
DAC, the decrease in the width of the feedback pulse makes the modulator more sensitive
to clock jitter.
To study the effects of jitter with simulations, the system of Figure 3.12 will be
used. The feedback period [ t1, t2] = [0.25, 0.75] was chosen so that jittered feedback
pulses will not cross sampling boundaries. For these values, B2 becomes
1 035
B2 =feActBc2Vc(n =f eAe (1-
t)
BC2Cit =
0 0.25
1/2
1/4
13/192
b1. (3.61)
while Eq. (3.42) becomes
Cl 0.729a1 0.26a2 + 0.729a3 + 3.729
C2b1 = 2a12a3 + 4 (3.62)
C3 2a1 + 2a2 + 2a3 + 2
For a STF gain of 1 at DC, b1 = 2 and the coefficients are
[c1, c2, c3] = [0.8333, 0.382, 0.0863] . (3.63)
Using ABCD from Eq. (3.23), Eq. (3.24) and Eq. (3.27), Gpc from Eq. (3.39), and
B2i from Eq. (3.57), the effect of jitter on continuous-time delta-sigma modulators can be63
simulated with a discrete-time model. The difference equations for this model with a sine
wave input a sin toot are
x(n) = Ax(n 1) + B2v(n1) + i(n1)&32./1+T2(n1)ABj2+ upc(n1)
v(n) =sgn(Cx(n) + Du(n)), (3.64)
where
AB2j1= e
A (1ti)
"c2,
AB2j2= e
A (1t2)
"c2,
(3.65)
(3.66)
upc(n) = alGpc(joVI sin(coon + Arg(Gpc(jcoo))) (3.67)
and sgn(x) is the signum function
1, sgn (x) = {
+ x >_0
x < 0
(3.68)
Figure 3.16 shows the simulated spectra of this modulator with a half-scale input
(-9 dB input power). The solid line is the spectrum without clock jitter, and the dotted line
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Figure 3.16:The output spectra (32k-point FFT) of a discrete-time model of a
third-order continuous-time modulator showing the effect of clock jitter.64
is the spectrum with uniformly-distributed clock jitter. In the jitter-free case, the SNR is
106 dB at an oversampling ratio of 128, but the SNR drops to 94 dB when the jitter is
0.005%. The noise floor is N2 = ( 994) = 103dB,which is the same as the value
2 for N. from Eq. (3.60). Thus, even a small amount of jitter degrades the modulator
performance significantly.
This simulation verifies the accuracy of the jitter noise estimates when the edges of
feedback pulse are varied independently. If the width of the feedback pulse is kept constant,
x
1= x2 = ti and Eq. (3.57) becomes
B2 = B2 + (e
A' ( 1t1)-e A, (1 - t2)) Bat
= B2-AcB2T. (3.69)
Once again, for the lowpass case with the structures of Figure 3.9 and Figure 3.12, A, is a
lower triangular matrix with all diagonal elements equal to zero. Thus, the first row of the
matrix in the last term of Eq. is zero and hence the jitter at the input of the first integrator
is zero. A lowpass modulator employing constant-width feedback pulses therefore
achieves first-order shaping on the clock jitter error. A calculation of the in-band power of
the jitter noise in this case yields
N2Orb1(t2tl) J)
2
9R3
(3.70)
This equation shows that the jitter sensitivity is drastically reduced in lowpass modulators
employing constant-width feedback. Continuous-time lowpass modulators which use
feedback charges rather than currents have the same degree of insensitivity to clock jitter.
A discussion of the effect of jitter on continuous-time bandpass delta-sigma
modulators will be delayed until the next chapter.65
3.8 Further Discussion on the Feedback Waveform
The previous section showed that jitter is a serious concern in continuous-time
delta-sigma modulators. If the feedback pulses can be given a constant width, jitter is less
of a problem. This section shows how to design a modulator whose feedback pulse shape
makes the modulator insensitive to jitter. The idea for this approach originated with Brian
Misek [80].
In practice, it is easier to generate a sine wave with low jitter than to do thesame
for a square wave. This property can be exploited by delta-sigma modulators employing
binary quantization, simply by replacing the rectangular feedback pulses with pulses
derived from sine waves of opposite polarity. Figure 3.17 illustrates two versions of the
basic concept. The first uses an fs/2 sine wave switched at the zero crossings; the second
(a)
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Output of DAC
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Figure 3.17:Two binary DACs with (jitter- insensitive) sine-wave outputs.66
uses an fs sine wave with a DC offset. If the sine waves are jitter-free, the feedback pulses
have first-order or second-order insensitivity to jitter since the feedback waveformsare
either zero or are zero with zero slope at the sampling instants. This sectionpresents
formula which can be used to design these systems.
If the first form of the DAC is used, the expression for the feedback inone clock
period is v(t) = sin (nt),and from Eq. (3.24), the B2 matrix is therefore
1
-1
B2 =Se Act/3asin (n(1 -t)) dt= n (A,.
2+ n
2/)(A + /)
o
(3.71)
Similarly, if the second form of the DAC is used, the expression for the feedback in
one clock period is v(t) = 0.50.5 cos (2n t),and from Eq. (3.24), the B2 matrix is
therefore
1
B2 = fektBc2 (0.5 - 0.5 cos (2n(1- t)) ) dt
0
-1 =2n2 (A:+ 4Tc2 A c)(AI) Bc2. (3.72)
However, zero delay on the DAC output is not practical since a comparator needs
a nonzero amount of time to come to a decision. Figure 3.18 shows placements of the two
kinds of DAC feedback waveforms which allow halfa clock period for the feedback
polarity to be decided. Modelling this kind of feedback in statespace requires the
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Figure 3.18:Two sine-wave feedback timings which allow for comparator settling.67
introduction of one more state variable. The continuous-time state equation, Eq. (3.18), is
unchanged, but the discrete-time equation, Eq. (3.19), becomes
x(n) = Ax(n 1) + B
u(n1)
v(n1)
v(n2)
(3.73)
where B now is an N x 3 matrix for an N' -order modulator.
For the waveform of Figure 3.18 (a), Eq. (3.22) yields
1
le
A
ctBc2vc(nt)elt
0
0.5
= v(n2)fedtc (1 t)cos(nn) Bc2dr
1
v(n1)f ek (1- c)cos (")13c2dt
0 0.5
= B2v(n 1) + B3v(n2), (3.74)
where
22 1A/2 B2 =(A + it I)(ice Ac) Ba and
22 1 A c/2 B3 =(A + ic I)(ice + A c) B c2.
For the second arrangement of Figure 3.18 (b), Eq. (3.22) yields
1
SA
eTBc2v c(nT)clt
0
0.5
1 1 = v(n2)f eAc(1t)(-2 +cos (2nt) ) Bach
0
1
+ v(n1)fe
A'(1T)1
+ (-2cos (27ct) )Bacit
0.5
(3.75)
(3.76)
= B2v(n 1) + B3v(n2), (3.77)
where1 ,2n
2
e
A B2(A-
3+ 4it
2 (e
A(Ac
2zn2/2)Bc2 and 2= c
-1 A /2 B3 = (A: + 4n-2 Ad(2n-2e (Ac
2+ 2n
2) )
(3.78)
(3.79)
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Figure 3.19 shows the discrete-time system which models these systems. The L1
loop filter (from which the NTF may be calculated) is
= C(zA)-1 (B2+ z-1B3). (3.80)
Now consider the effect of jitter again. Clock jitter will change the sine-wave
starting time from 0.5 to 0.5 + ti,and thus the jittered matrices By and Bv for the first
case are
1
B2j=r ek (1- t)cos (nt)B adt
0.5 + T
2 21 A/2 ACT . = (Ac+ IC I)(Acee(item (nt) + ncos (nt) ) ) Bc2
1 A2L 2
T2 71 (Ac (1.
) ))Bc2
eAc/2
2(Acnt
2
It A/2
2 eBc2T2
and
U
Loop Filter
L11
L12
Y
(3.81)
<DAC
Figure 3.19:The discrete-time model for a modulator employing the DAC
waveforms of Figure 3.18.B3j=
0.5+ti
eAc
(1t)cos Ott) B adt
0
Ac/2
B3 eBc2t2. (3.82)
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The jitter noise power is proportional to T4, i.e., the feedback has first-order insensitivity
to jitter, as expected.
Similarly, the B21 and Bv for the second case are
B2j=
1
e
A (1t)1 1
(-2 +cos (2nt) ) Badt
0.5 + T
,
=(Ac + 47rAc)(A; + 2n2) Bc2
4n2 + + 4n-Ac)
2 (Ac + 4n
Ac/2
e (1A
Ac) A/2 (e e
A T
(Ac
2+4n
2Ac2cos (Int) + 2nAcsin (2nt) ) ) Bc2
2 3 d1 ) Bc2(Ac + 4n A
3)2 2 2 (A + 4n Ac (12n2 T2)+ 2nAc (2nt
41c3t3)
))/3c2
1 2 Ac)(Ac + 2n
A2 'L2
3 ActAct
+
2
2
ItA/2
B23 e
and
0.5
B3j=
0
r's B3 +
c 2 6 c
3
Bat
+
(-2cos (Int) )Bc2dt eAc
(1t)1+
2
ICA/2 3
3 eBat
3
(3.83)
(3.84)
Now the jitter noise power is proportional to T6, i. e., the feedback has second-order insen-
sitivity to jitter, again as expected.70
As before, for the lowpass case with the structures of Figure 3.9 and Figure 3.12,
A, is a lower triangular matrix with all diagonal elements equal tozero and the jitter error
imposed on the first integrator will be the main jitter noise source. The coefficients of the
2tb1 ic2bI jitter terms for the first integrators are and in the first and second cases,
respectively. A calculation of the in-band power of the jitter noise in these twocases yields
and
2
2
2 )214
N. = () () = 1 iR2 3 36R'
nob
j6
2 1(n2b1
3))2J2 3 Ni =
R
(
3
)= 1243R'
(3.85)
(3.86)
respectively. For example, assuming all b1 = 1, with R = 64 and J = 1%, the in-band
jitter noise floors are -100 dB, -104 dB and -142 dB, for the constant-widthsquare-wave
pulse ( t2ti = 0.5), the first sine-wave placement and the second sine-wave placement,
respectively. For low oversampling ratios, the second sine-wave waveform has the lowest
jitter requirement among the three feedback topologies.
3.9 Summary
A transformation from a continuous-time delta-sigma modulator to a discrete-time
model was developed using state-space techniques and applied to two third-order lowpass
modulators. The transformation allows the designer to work witha discrete-time model
rather than the more cumbersome continuous-time system. Models for the effects of jitter
were presented and used to compute the degradation caused by jitter for several continuous-
time systems. The use of sine-wave jitter-insensitive feedback waveformswas analyzed,
modelled and found to result in a modulator which is much less sensitive to jitter than
modulators employing square-wave feedback waveforms.71
Chapter 4. Design of Continuous-Time Delta-Sigma Modulators
In the last chapter, the transformation between a continuous-time delta-sigma
modulator and its discrete-time counterpart was described. This chapter looks at the design
of continuous-time delta-sigma modulators employing either g,-C or gm-LC loop filters.
The effects of non-idealities are compared for the feedforward and feedback topologies of
both filter realizations.
4.1 The gm -C Topology for Continuous-Time Delta-Sigma Modulators
Transconductance-C (gm-C) circuits [44] [45] realize high-frequency continuous-
time filters which are suitable for monolithic integration. The motivation for constructing
delta-sigma modulators with gm-C circuitry comes from the desire for a high-frequency,
high-resolution and wideband monolithic ADC.
A disadvantage of gm-C filter circuits (compared to switched-capacitor circuits) is
that the filter coefficients are sensitive to process, temperature and time variations. Thus
gm-C continuous-time delta-sigma modulators are also sensitive to such variation. This is
especially true of bandpass modulators since the zeros of the NTF are determined by filter
coefficients rather than filter topology. For these reasons, tuning of the frequency-
determining components is likely to be necessary. The design of tunable transconductors is
discussed in [81] and will not be discussed in this thesis.
The basic unit of all gm-C circuits is the integrator shown in Figure 4.1. Its transfer
function is:
vout(i(0) gm I.=vow)jo)C' (4.1)
gm where the real part is R(w) = 0 and the imaginal part is X(w) =(7)-c,. Ideally the quality72
factor of this integrator, defined as Q = X(w) /R(w), is infinite, but in practice the finite
output impedance of the gm block makes Q finite. CMOS technology is highly suited for
implementing the transconductance amplifiers due to its ability to realize high input and
output impedances. Another source of non-ideality is the finite bandwidth of the transcon-
ductor, which will limit the maximum frequency of operation. This non-ideality will be
addressed later in this chapter.
With the gm-C integrator structure of Figure 4.1, the third-order continuous-time
lowpass delta-sigma modulator of Figure 3.9 can be transformed to the gm-C
implementation of Figure 4.2.
yin
Figure 4.1: The ideal gm -C integrator with ideal components.
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Figure 4.2: The gm-C implementation of a third-order continuous-time lowpass
delta-sigma modulator with the feedback structure.73
As a reminder of the definitions of the state variables used in the last chapter, the
state-space description of the modulator is
Nc[A,
Bci Bc2
y Cc Dcipc2
xc
uc
vc
The [4e Bc Cc Dj matrices for the structure of Figure 4.2 are:
CI0 6
-
g m200
Ac =C2
Agm3A u v
C3
,Be =
g mlg mbl
,Cc = [00 1] and Dc = [00]
C1
0
0
C1
gmb2
C2
gmb3
C3
(4.2)
with state variables [xei xe2 .xe=[vle v2ev3].The relation between the circuit param-
eters of Figure 4.2 and the system parameters of Figure 3.9 are given in the following
table:
gm1 / C1 gm2 / C2 gm3 / C3gmb1 / C1gmb2 / C2gmb3 / C3
b1 1 1 bi b2 b3
Table 4.1:The relation between circuit and system parameters for Figure 4.2.
In a similar way, the third-order continuous-time lowpass delta-sigma modulator
with the feedforward structure of Figure 3.12 can be transformed to the gm-C topology
shown in Figure 4.3. Note that the summation of states needed to form the quantizer input
is performed by a multi-input gm-R amplifier; an alternative would be to use a multi-input
quantizer circuit which could quantize the weighted sum of its inputs.The plc Bc Cc DJ matrices for the structure of Figure 4.3 are
0o 6
g m2
Ac =C20 0
g m3 0 0
C3
Bc
gmlgmbl
.C1 C1i,Cc = [gciR gc2R gcAand
0 0
0 0 _ _
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Dc = [0 q
with state variables kclxc2 *Xc= v2cvac].The circuit parameters corresponding [111c
to those of Figure 3.12 are given in Table 4.2. A notable property of the feedforward struc-
ture is that the system parameters [c1 c2 care independent of Rx since the one-bit quan-
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Table 4.2:The relation between circuit and system parameters.
Figure 4.3: The gm-C implementation of feedforward structure of the third-
order continuous-time lowpass delta-sigma modulator.75
tizer is insensitive to scaling on its input. The c1 : c2 : c3 ratios are determined by thegel :
: gc3 ratios and thus this portion of the circuit will be insensitive to process variations.
As discussed in the previous chapter, continuous-time circuits are attractive for
bandpass delta-sigma modulators. The gm-C implementation of the key unit in a bandpass
modulator, the resonator, is shown in Figure 4.4. Its transfer function is
VoutOCO gml/gmll
HUO3)
)1 (C0/(00)2'
where the center frequency, too, is4 (gtra 1gm12)Cl C2)
(4.3)
Using this key element, a fourth-order continuous-time bandpass delta-sigma
modulator having the feedback structure can be constructed as shown in Figure 4.5. This
system employs two resonators in the loop filter and multiple DAC feedbacks.
Vin
1c2
7--
Figure 4.4: The gm-C resonator with ideal components.The matrices [4c Be Cc Dj of the state space equations of Figure 4.5 are
Ac =
g m12 0 0 0
C
gmll
C2
0 0 0
0
g m20
gm22
C3 C3
g m21 0 0 0 0
C4
Dc = [0 q,
,Bc =
gmlgmvl
Cl C1
g mv2
C2
g mv3 0
C3
g mv4
C4
,Cc = [0 0 0 1]and
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with state variables [xclxc2xc3x v2cv3c .For a fourth-order modulator, =[v1c
the system has enough degrees of freedom to accommodate an arbitrary fourth-order NTF.
Since there is no co term in the numerator of the transfer function of each resonator, the
resonators themselves will not introduce amplitude degradation on the STF of the modula-
tor. Thus, given the NTF of the discrete-time bandpass modulator, the design procedure is
essentially the same as that of Section 3.5, "Synthesis ExamplesThird-Order Lowpass
Continuous-Time Modulators," on page 51 and will not be described here.
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Figure 4.5: The feedback gm-C structure for a fourth-order continuous-time
bandpass delta-sigma modulator application.77
Similarly, a fourth-order continuous-time bandpass delta-sigma modulator with the
feedforward
space equations
/lc =
structure
are
0
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gm 12
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0
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in Figure
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Figure 4.6: The feedforward gm-C structure for a fourth-order continuous-time
bandpass delta-sigma modulator application.78
Cc = [gmciR gmc2R gmc3R gmc4R] and pc = [0 6,
with state variables [xcl ze2 xc3 x4=[11cv2c v3cv4]
Since the feedforward structure introduces n-1 co terms in the numerator of the STF
of a 2nth-order system, the general design procedure will result in undesirable in-band and
out-of-band peaks which may jeopardize the stability of the modulator unless extra
transconductance elements connecting the input to other points in the circuitare added. The
method for flattening the STF in this manner will be discussed in the context of the gin-LC
system in Section 4.5, on page 89.
4.2 The Effect of Non-idealities in gm-C Delta-Sigma Modulators
In the last section, several gm-C delta-sigma modulator structures were discussed
under the assumption of ideal components. The effect of non-idealitieson the modulator
performance will be analyzed in this section. The non-idealities include the finite output
resistance, the finite frequency response (the zero effect from the parasitic Miller capacitor)
and the nonlinearity of the gm element, as well as noise and processing variations, etc.
4.2.1 Finite output resistance
The finite output resistance, r0, of the gm block changes the integrator equation of
Eq. (4.1) to
I(s) =1+ sCro'
goiro
(4.4)
where Ao = gmro is the DC gain of the transconductor. The quality factor of integrator
then becomes Q(o)) = coCro, rather than infinity. The finite Q pushes thezeros of the
noise transfer function in the delta-sigma modulator inside the unit circle. Asa result, the
attenuation of the quantizer noise is lowered and the modulator performance deteriorates.79
These effects can be quantified by computing the NTF of the modulator when the finite
value of ro is taken into account. For the lowpass modulator of Figure 4.2 witha resis-
tance ro in parallel with each capacitor, A, becomes
A, =
r C01
gm2 1
C2 r 0C2
gm3 1
C3 ro C3
0 0
0
0
and a new NTF can be computed from this new A, matrix.
(4.5)
For a degradation of less than 3 dB in the SNR, it is found from this model that the output
impedance of the transconductor must be at least 90/gm when the oversampling ratio is
128. This r0 requirement is equivalent to a minimum DC gain of 90 for the transconductor
stage. As a rule of thumb, the DC gain of the transconductor generally needs to be greater
than, or approximately equal to, the oversampling ratio.
Consider a single MOSFET transistor. The self-gain of the transistor is
gm 2
gmro 0x gds(VGS VT)
(4.6)
where X = 0.021/-1 when L = 5tim (ORBIT Semiconductor's 1.2-gm N-well CMOS
process).If VGS transistor VT <1 V, then a singlesistor has sufficient gain to act as the
transconductor in the example design. Also, since the input resistance of a transconductor
employing a CMOS transistor is very large, the effect of input resistance will be negligi-
ble. Also note that if a bipolar transistor is employed, the effect of finite input resistance
must be taken into accounted.80
4.2.2 Finite frequency response
The zero caused by the parasitic Miller capacitor between the input and output of
the transconductor is located in the right-half plane. It changes gm togm (1s ).Thus the
z
transfer function of the integrator becomes
s
1
z 1
1(s) = gmro
1+
p1
where p1 =
ro,, and thus the qualify factor of the integrator becomes
co(-1+1)
z1pi
Q(w)
co
2
1
zip'
(4.7)
(4.8)
In the band of interest (02 (.< z1p 1and z1 » p1, so Q(co) = co / p . Consider the example of
Figure 4.2 with an impedance r0, and a parasitic Miller capacitor of Cz from input to out-
put for each forward transconductor. The it, matrix is
1
Cslro
Ac =
Cz g m2 1
0 (4.9)
Cs1Cs2r0
Cz
Cs2
C zg m2
Cs2r0
gm3
Cs 1 Cs2C s3r0Cs2Cs3Cs3 Cs3r0
where Cs = C1 + Cz, Cs2 = C24- Cz and Cs3 = C3 + Cz. Evaluating the resulting NTF
of Figure 4.2 when the design of the last chapter is used, it is found thatas long as
Cz < 0.01 Ci, this non-ideal effect is negligible. Cz < 0.01 Ci is feasible ina practical cir-
cuit.81
4.2.3 Transconductor linearity
The nonlinearity of a transconductor will introduce harmonic distortion and thus is
another important non-ideal issue that needs to be considered. The transconductor
associated with the input in a continuous-time lowpass delta-sigma modulator is the most
sensitive one because distortion errors in the first stage can not be shaped by the modulator.
Assume the voltage transfer function of the transconductor to be [82]
V0= a
1v.+a2iv. +a3tv.3+,
where al is the DC gain and vi = v cos (coot).The output voltage is then
(4.10)
1 Vo = aivcoso)o2.. t+1a,,v
2
(COS2Wot + 1)+
4
a3v
3
(cos3coot+ 3 coscoot) +...(4.11)
The second-order and third-order harmonic distortion are
2 /1 3 /A a2vL.a2 .3v , -ra3 2
HD2 = =v and HD3 = v
a1 aiv a
1v a1
and the total harmonic distortion is
1/2
THD = [(HD2) 2 -I- (HD3)
2+ ...] .
(4.12)
(4.13)
Given the signal input range [Vmax, Vmax] and the signal to noise ratio, SNR, the
linearity requirement to the first transconductor can be determined by
1201og (THDIv)1< SNR (dB ). (4.14)
For lowpass modulators with single-ended structures, all harmonic distortion terms
must be counted. However, for bandpass modulators, the linearity requirement can be
loosened. For example, considering a bandpass modulator with a normalized center
ir
frequency a), = ,only the (4n+l)th HD where n= 1, 2... alias back to the band of interest.82
Also, note that employing a fully-differential structure can in theory eliminate alleven-
order harmonics.
4.2.4 Noise
Similarly, the noise of the first transconductor is the major noise source in a gm-C
delta-sigma modulator circuit. For CMOS circuits, the noise consists of thermal noise and
flicker noise [82], [83]. The mean square value of the thermal noise when the MOSFET is
in saturation is
= 4kT(-2 Vnth 3g)
Af, (4.15)
where k is Boltzmann's constant, T is the absolute temperature, and Of is the bandwidth in
which the noise is measured, in Hz. The flicker noise is expressed as
KF Af
v2=
CoxWL f (4.16)
where KF depends on the temperature and the fabrication process, Cox is the oxide capac-
itance per unit area and W and L are the transistor's gate width and gate length,respec-
tively. Thus the total equivalent input noise on the first transconductor using single
MOSFET transistor is
( K
1
FjAf.
-.1!=VL 12/f
8
3gm CoxWLf (4.17)
Given the signal input range [Vmax, Vmax] and the signal to noise ratio, SNR, the
noise tolerance of the first transconductor is determined by
Vmax 2
10log(v-2-olf)SNR (dB)10log (4.18)83
4.2.5 Process variation
Process variation is a serious non-ideality in gm-C delta-sigma modulators.
Although IC processing is very reliable in realizing accurate ratios of like componentson
a chip, the processing tolerances of absolute values of gms and Cs can be expected to be of
the order of ±20% [84].
For gm-C lowpass delta-sigma modulators, the system parameters are determined
by the ratios of like current sources (feedback) or transconductors (feedforward), but large
variations in the gm/C will limit the input dynamic range, lower the system performance and
even jeopardize the modulator stability. With the help of the Adarlan & Pau los describing
function method [50] to determine the quasi-optimal quantizer gain after variation, the
effect of processing variations on the NTF can be evaluated. For the example of Figure 4.2,
with ±20% independently and uniformly-distributed random variations on the absolute
values of the current sources, gms and Cs (equivalent to ±50% variations on the gm/C
ratios), a histogram of the rms in-band gain of the NTF for the design example of Figure 4.2
with an input level of 0.1 times full-scale can be constructed. See Figure 4.7. Even though
the input is only 10% of full scale, about 20% of the modulators are expected to be unstable.
Thus, the input dynamic range will be dramatically decreased in many modulators; it will
be further reduced due to the dynamic range variation of each state variable. Consequently
the peak SNR will be reduced for many of the perturbed modulators. A high resolution
ADC will therefore require the use of self-tuning circuits [84] to adjust the gm/C ratios to
the desired values.
Since the center frequency of a gm-C bandpass delta-sigma modulator is
determined by(2m11,,g m12,) / ( Ci C2), aself-tuning circuit is required to cope with the Nis..
drift of the modulator's zeros. Once the ratios of gm and C are corrected, the dynamicrange84
of the modulator can be properly controlled. The reader is referred to the continuous-time
filter literature for details on the design and the analysis of self-tuning circuits [44][45].
43 The gm -LC Topology for Bandpass Continuous-Time Delta-Sigma Modulators
A potentially more attractive way to construct a resonator is with an LC tank anda
linear transconductor as shown in Figure 4.8 [85]. The transfer function of this system is
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Figure 4.7: The histogram of the rms in-band gain of the NTF with an input level of
0.1 times full scale for 10,000 modulators after ±20% independently uniformly-
distributed random processing variations.
Figure 4.8: The gm-LC resonator.voutuco_i(oLgm INQ vin(i(o)(j(0)2Lc+
(4.19)
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This resonator cannot be applied to lowpass delta-sigma modulators because its DC gain
is equal to zero. Another obvious disadvantage of this kind of resonator is that monolithic
integration is impossible since on-chip high-Q inductors are not available with today's
technology. Thus the inductors, and possibly even the capacitors, will have to be off-chip.
Furthermore, inductor tolerances will require the use of tuning. The advantages of this res-
onator are its simplicity and its potential for high-frequency operation.
A sixth-order continuous-time bandpass delta-sigma modulator with the feedback
gm LC structure is shown in Figure 4.9. The modulator is built with 3 LC tanks, 3 linear
transconductors and 3 two-level current-source DACs. The LC products determine the
frequencies of the 3 NTF zero-pairs, while the absolute values of the L and C elements
determine the impedance levels and the transconductors determine the voltage scaling in
the circuit. Unlike a bandpass modulator built with gm-C resonators, a modulator built with
gm-LC resonators only has three degrees of freedom to deal with a sixth-order system.
Consequently, it is not possible to implement arbitrary sixth-order NTFs with this topology.
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Figure 4.9: The sixth-order continuous-time bandpass delta-sigma modulator
with the feedback gm-LC structure.86
Another potential trouble spot is that with the gm-LC resonator,a flat STF may be hard to
achieve. In the following section, the design procedure forgm; LC modulators will be
described in detail.
A sixth-order continuous-time bandpass delta-sigma modulator with the
feedforward gm-LC structure is shown in Figure 4.10. With 3 LC tanks and 3 linear
transconductors in this structure, there is only one two-level currentsource DAC. However,
three extra transconductors are needed to sum the outputs of the resonators. It will beseen
that flattening the STF of this structure is even more difficult than for the feedback
structure.
4.4 The Describing Function Method for a Sine-Wave Input
Before proceeding with a discussion of the design methodology for gm-LC delta-
sigma modulators, the describing function method will be generalized to the bandpasscase.
In addition to providing a means to estimate modulator performance and stability when the
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Figure 4.10:A sixth-order continuous-time bandpass delta-sigma modulator with
the feedforward gm-LC structure.87
input is constant, Ardalan and Pau los [50] also described a quasilinear model for lowpass
delta-sigma modulators with a sine-wave input. The model is also applicable to bandpass
delta-sigma modulators.
For ease of reference, Figure 2.15 is duplicated in Figure 4.11. Under the
assumptions of white Gaussian noise for the quantizer erroreand a sine-wave input with
amplitude a., The signal and noise components of the quantizer input,yo and y 1 , are a
sine-wave signal and a white Gaussian noise, respectively. The probability density
functions of yo and y1 are
12 p(yo) =
ic(a yn2 )
112
[86] and
You
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Figure 4.11:Applying the describing function method (whichuses the
quantizer model of Figure 2.14) to the general modulator of Figure 2.4 splits
the modulator into two linear systems.88
The ko and k1 quantizer gains are determined by applying the Minimum Mean-Square
Error (MMSE) criterion. Using this method, Ardalan and Pau los arrived at the following
formulae:
/co = 2E { vyo} =(-2)
ao
it
1 ki = E{ vy I = (-2)
2 1'.7r a
1
1/2
1/2
(-1)
1F
1
(-1"2 -p
2)and a
1
(-1) F(-1,1, -p
2),
a 11 2
1
(4.22)
(4.23)
where ao2 and 021 are the variances of yo and y1 respectively, and p = ad (Jai).
2 1 2 1 iFi (, 2, -p
2)and 1F1 (-1, 1, -p
2)are the hypergeometric functions [87] defined as
1F 1(a' y' x) = MO 1u- 1 xua(1 u)T-a-ldU. r(a)F(ya)foe
(4.24)
Assuming the STF in the band of interest has a gain of 1, a simplified relation
between the input u and yo is
yo 1
____ -
uo
The equation that is used to solve for p is
41t
(au)p2iFiq,_p2).
(4.25)
(4.26)
Since the power of the binary quantizer output is equal to 11, the variance ae of the addi-
tive error signal was derived to be
2
2 au2 1 Cre = 1 1F1
2q, 1, -p2), (4.27)
and the variance 021 of y1 and the gain k1 form the solution to the coupled equations
1. Note that this relationship only applies in a binary quantizer. An analogous rela-
tionship for multi-bit quantizers does not exist.021=
_2e 11 112
a ii MZ)ii 2 and
ki = ( -2)(1)
1F
1 2
(-1,1, p
2),
na
1
2
where II fl(z)112 is the power gain of
Li(z)
H(z)=1kiLi(z)
(4.28)
(4.29)
(4.30)
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The describing function method with a sine-wave input can be used to optimize
bandpass delta-sigma modulators. The method is useful for analyzing delta-sigma
modulators when the quantizer gain is either unknownor known to be significantly
different from unity.
4.5 CAD for the Design of gin-LC Bandpass Delta-Sigma Modulators
Since NTFs which can be supported by the gm-LC are restricted toa difficult-to-
handle set, design of these circuits is too complex to do analytically. The most effective
method of attack is to use numerical optimization to find parameter values which result in
a satisfactory NTF. In this section, the state-space formulae of the last chapter are used to
find the NTF which results from a given set of parameter values and the NTF is usedto
form an objective function. The complete problem formulation and the results obtainedare
described below.
v 1i 2c
T
Let xc =
i.c. V 2c i3c v3dbe a column vector denoting the states of the c
system shown in Figure 4.9. The state-space description of the modulator is then given by
[711Lic Bci Bc21
yc Cc pc' Dc2
xc
uc
vc
, (4.31)90
where
Ac =
01/L10 0 0 0
1/C10 0 0 0 0
0 0 01/L20 0
0g1 /C2 1/C20 0 0
0 0 0 0 01/L3
0 0 0g2/C3 1/C3 0
(4.32)
0 0
gu/C1 go/C1
0 0
Be = [3 e113e=0 2--v2/C2 (4.33) '
0 0
0go/C3
Cc = [o 0000 i] (4.34)
and
De = [D,1130,= [oq. (4.35)
Note that Da = 0. Thus, as long as 0 5. t1 < 1 and t1 < t2 5. 1, the formulae of the preced-
ing chapter apply. If the system in Figure 4.9 were to have an extra stage, consisting ofa
transconductor connected to the previous stage and a feedback DAC connected toa resis-
tor as suggested in Figure 8 of [88] (replicated in Figure 4.12), then Da* 0 and all the
complications that it causes would arise. Since this extra degree of complexity adds little
to the performance of high-order modulators, it will be excluded from current consider-
ation.
Given the value of each parameter shown in the circuit of Figure 4.9, the formulae
Eq. (4.32)-Eq. (4.35) together with those in the last chapterare used to derive an equivalent
discrete-time system, and from that system, the NTF determined. It is virtually impossible91
to reverse this procedure since the class of realizable NTFs is severely restricted by the
circuit topology and these restrictions are not readily translated into constraints on the
discrete-time NTF. Consequently, iterative methods have been adopted to determine
parameter values which result in "optimal" performance.
The circuit of Figure 4.9 needs 12 component values and two time parameters in
order to be completely specified. For ease of implementation, the time parameters, t1 and
t2, should be simple fractions. The choice of return-to-zero feedback combined with the
need to allow time for the comparator to resolve lead to the choice
[t1, t2] = [0.5, 1]. (4.36)
The LC products determine the NTF zeros, which are in turn given by the
specifications of the modulator. For the modulator in this example, the center frequency is
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Figure 4.12:A sixth-order gm-LC delta-sigma modulator with an extra feedback
branch (g,4), as recommended by Thurston in [88].92
ic
assumed to be coo =and the oversampling ratio is assumed to be R = 128. The
optimum NTF zeros are [29]
7E af
( (I)(r (13° 1 fli 3 ) (4.37)
As will be discussed shortly, the ordering of the zeros is significant, but for the
moment it will be assumed that they are ordered (middle, upper, lower). The absolute
values of the L and C elements, together with the g1 and 82 transconductances, determine
the voltage and current scaling of the circuit and therefore can be considered to be fixed
during the optimization. Equal numerical values for each L and C pair and g1 = g2 = 1 are
chosen for simplicity. These choices are arbitrary and have no bearing on the resulting
NTF. Lastly, the gu parameter is chosen after the optimization is complete to give the STF
unity gain at con.
The only free parameters are therefore the feedback parameters revgg1In ...1, . 2, . v3-
order for the optimization to converge to a meaningful result, it is important that these be
given initial values which correspond to a stable NTF (which may not necessarily yield a
stable modulator). Unfortunately, there are no theoretical tools which can be used for this
purpose. Instead, an initial constrained optimization step (the constr function of
MATLAB) is used to place the poles of the NTF inside the unit circle before proceeding with
the main optimization.
A second numerical calculation (again a constrained optimization using constr)
is then used to refine the design such that
i)the modulator is stable, and
ii) the NTF has maximum attenuation across the band-of-interest.93
The first requirement is met by applying the modified Lee criterion [26],
max1H (eia))11.6, (4.38) WE [0, I]
as a constraint to the optimization. The second is achieved by using optimally-spread NTF
zeros [37], and by using the tins value of the NTF in the band-of-interest as the objective
function for minimization.
Figure 4.13 shows the NTF pole-zero configuration that corresponds to the solution
[gvigv2 .gi,= [1.1032 3.1501 4.125. (4.39)
All poles are inside the unit circle, so the NTF is stable (asa transfer function). The
impulse response of the discrete-time system is plotted along with the RZ pulseresponse
of the continuous-time system in Figure 4.14 to show that the two systemsare in exact
correspondence.
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Figure 4.13:Poles and zeros for the noise transfer function of the discrete-time
equivalent of the sixth-order bandpass modulator94
Figure 4.15 shows the three notches of the NTF response in the band-of-interest and
also the entire response of the NTF and STF. The NTF has an rms in-band gain of -83 dB
(implying a modulator SNR of approximately 106 dB) and the specified maximum out-of-
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Figure 4.14:Pulse and impulse responses of the loop filters for the continuous-
time modulator and its discrete-time model, respectively.
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Figure 4.15:Noise and signal transfer functions for the bandpass modulator
(con = n/8, R =128).95
band gain of 1.6. The STF is bandpass, with a small peak below the band-of-interest. In the
band-of-interest, the STF magnitude drops almost linearly by about 0.2 dB. Itwas found
that the slight slope of the STF can be weakly controlled by changing either the ordering of
the NTF zeros or their locations. The result shown in Figure 4.15 is the best that could be
achieved without moving the NTF zeros, which would degrade the modulator performance
by about 1 bit. The value of gu used for the STF is
g. = 0.5507. (4.40)
As described in Section 4.4, the describing function method links the NTF to the
sine input amplitude au :
1
H(z, au)1 _ ki(au)Li(z) (4.41)
This method is much more accurate than assuming that the quantizer gain is 1. The opti-
mization procedure can be modified to use this more accurate NTF (au assumed small)to
optimizing the modulator. Figure 4.16 shows the results both without and with the describ-
ing function method. As a result of the improved optimization, the rms attenuation of the
NTF in the band-of-interest increases by about 1-2dB over the previous result. The STF is
also flatter. Simulations of the discrete-time version of the modulator indicate that it is
indeed stable and has a peak SNR of about 108 dB, as shown in Figure 4.17.
Until this point, there was no constraint on the STF flatness in the iteration loop.
Moving the poles of the NTF close to the unit circle can enhance the flatness of STF
somewhat but is detrimental to the attenuation of the NTF, andso is not considered as an
option.
Figure 4.18 shows the system that results when more feed-insare added to the
circuit of Figure 4.9. The exact relation between the gus and gys of Figure 4.18 witha NRZ96
feedback waveform is[gut, gut, r2221 --ul,-u3- = -v2, The approximate relation
between gus and gvs with an RZ feedback waveform is [gut,gu3] = (t2t1) [gv2, go] ;
go is such that the gain of the STF is 1 at the center frequency. Figure 4.19 shows the
resulting STF with the previously designed NTF. The gain in the band of interest is almost
exactly1, but the out-of-band gain peaks at1.75. The gus are[gut, gut, gu3] =
[0.998, 1.572, 2.054].
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Figure 4.16:(a) The results without the describing function method. (b) The
results with the describing function method.97
The scaling of the parameters in a gm-LC modulator consists of three separate
scaling steps: impedance scaling, voltage scaling and frequency scaling (denormalization).
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Figure 4.17:The simulated SNR of the example sixth-order delta-sigma modulator.
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Figure 4.18:A sixth-order delta-sigma modulator with extra feed-in signal branches
added to improve STF flatness.98
Figure 4.20 shows the symbols associated with a gm-LC resonator before and after scaling,
while Table 4.3 lists the various parameter relations under the different scaling schemes.
Assuming a fixed inductor of Ls and a maximum desired node voltage v., dynamic
range scaling (with 50% headroom to account for the effects of RZ feedback and finite
simulation time) of a 2ND' -order gm-LC modulator can be accomplished with the following
procedure
i)Do long-duration full-scale discrete-time simulations to find the maximum
voltage von each node and the maximum current iin each inductor.
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Figure 4.19:The resulting STF with more feed-ins signal branches.
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Figure 4.20:AnLC resonator before and after scaling.
After scaling99
ii) Add the headroom: v= 1.5 vim, i, = 1.5 ice,
iii) Apply the formulae of Table 4.4.
4.6 The Effects of Non-idealities on gin-LC Delta -Sigma Modulators
The first non-ideality examined is the finite quality factors of the inductor L and the
0)L
capacitor C, defined as QL = and Qc= (OCR. An LC resonator with parasitic
resistances is shown in Figure 4.21. Finite Q once again results in the zeros of the NTF
straying into the unit circle and thus degrading the modulator performance. Since Qc can
Impedance scaling Voltage scaling Frequency scaling
Ls=kL Ls = L Ls=LIfs
Cs=Clk Cs=C Cs=Clfs
vs=v v =kv s vs=v
is=ilk i =ki s is=i
gis=gilk gls=kgi gis= gi
g2s = g2 g2s= g2I k g2s= g2
Table 4.3:The corresponding relationship table under the different scaling.
Before scaling After scaling
L 4
C cs=Lc/(fs24) v Vm
imax im=iu(LV,n)/(ffilVmax)
g1 gis= gi(LVm) I (fs LsVmax)
g2 g2s= g2v,a x I v,
Table 4.4:The scaling transformation.100
be greater than 10,000, while QL is hard to make more than 100 [83], finite inductor Q is
the major source of non-ideality. Evaluation of the example modulator's linear model
shows that QL must be more than 100 in order to degrade the SNR by less than 3 dB. The
linear model predicts that a QL of 50 lowers the SNR by 8 dB. These Q requirements would
be more severe if the oversampling ratio were higher. Although the Q of capacitorcan be
very large, the finite input and output resistances of transconductors will limit the effective
value of Qc.
The second non-ideality is component variability. To investigate this effect, all
components in the example modulator were subjected to a 1% uniformly-distributed
random error and the rms in-band noise power evaluated. Figure 4.22 shows the resulting
histogram: 98% of the modulator were within 5 dB of the nominal performance. Analysis
of the worst of these modulators using the Ardalan and Paulos quasi-linear model indicates
that these modulators should be stable. Thus, 1% errors should to be small enough toensure
that the modulator stability is not jeopardized and that the performance is satisfactory.
The third non-ideality which will be examined is jitter. In the last chapter,
Eq. (3.60) quantified the effect of jitter on continuous-time lowpass delta-sigma
modulators. The bandpass case is more complex. Unlike lowpass delta-sigma modulators,
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Figure 4.21:LCresonatorwiththefinitequalityfactorsandthe
corresponding the Ac matrix.101
where the noise source on the first integrator is the dominant one, for bandpass delta-sigma
modulators the noise sources on the first resonator, i.e. the first and second integrators, are
the major contributors. Assuming the feedback time period with clock jitter is equal to
[tv, tzi] = [t1+ Ti, t2 + T2],where Ti and T2 are uniformly-distributed independent
variables in [J, I],the in-band jitter noise power imposed on the input of the first
resonator can be estimated as
2
3R '
wfi N. (4.42)
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Figure 4.22:Histogram of the rms in-band gain of the NTF with 1% component
errors from 50,000 perturbed modulators.For the example modulator, wf is equal to
IAB21(1)12IAB22(1)12IAB21(2)12 + IAB22(2)12
=9dB.
IB2(1)12 +1B2(2)12
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Figure 4.23 shows the simulated spectra of the above example witha half-scale (-9 dB
power) input. The solid line is the spectrum without clock jitter (SNR= 108 dB), and the
dotted line is the spectrum with uniformly-distributed J= 0.005% clock jitter (SNR =
94 dB). The in-band noise power is994 = 103dB,which is the same as the esti-
mate produced by Eq. (4.42). These results are comparable to the lowpass example of Sec-
tion 3.7 on page 58, which used the same oversampling ratios.
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Figure 4.23:The simulated spectra (32k point FFT) of the above example basedon
the corresponding discrete-time model show the effect of clock jitter.103
If tit = T2 = T, which again means that the width of the feedback pulse is kept
constant, the bandpass continuous-time modulator is also less susceptible to clock jitter.
The expression for wf in this case becomes
IAB21(1)AB22(1)12+ IAB21(2)AB22(2)I
2
WI = (4.44)
1B2(1)1
2+1B2(2)12
For the design example, wf = 8.1dB.Thus, constant pulse width adds about 17 dB to
the clock jitter tolerance.
4.7 Summary
This chapter used the analysis methods of the previous chapter to examine the
design of continuous-time delta-sigma modulators with a number of structures. The gm-C
structure was easy to design, whereas the gm-LC structure required the use of a numerical
optimization procedure to determine a suitable set of modulator parameters. Both structures
exhibited STF peaking when a single feed-in was used in the feedforward topology. The
effect of non-idealities in continuous-time modulators were also discussed. Aswas the case
for continuous-time lowpass modulators, continuous-time bandpass modulatorswere
found to be sensitive to clock jitter and this sensitivity was quantified and verified with
simulations.104
Chapter 5. Prototype Continuous-Time Bandpass Delta-Sigma Modulator
In the last chapter, a synthesis method for gin-LC bandpass delta-sigma modulators
was introduced. In this chapter, a prototype fourth-order gm-LC bandpass delta-sigma
modulator is designed and simulated. The modulator is implemented on a printed circuit
board (PCB) with discrete components. The purpose of the prototype is to verify the
accuracy of the modelling technique and the synthesis method. Measurement results show
a good correspondence between the theory and the realization. A peak SNR of 60 dB is
observed for signals in the 74.7±1.5 kHz band; the sampling frequency is 772 kHz and the
oversampling ratio is 128.
5.1 System Design
Figure 5.1 presents the system schematic of the modulator. To simplify the
implementation, the modulator employs non-return-to-zero (NRZ) feedback.
The sampling frequency was selected as fs= 6.176MHz/8 = 772kHz due to the
availability of a 6.176 MHz crystal oscillator. The center frequency f0= 4/10.67 was
chosen based on the available L and C values. Oversampling ratios of R1= 128 and
R2 = 64 were used to evaluate the modulator's performance in both a narrow-band mode
st= 3kHz) and a wide band mode (fB2 = 6kHz). Figure 5.2 shows the pole-zero plot, (f
Q
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Figure 5.1: The system schematic of a fourth-order bandpass delta-sigma modulator.105
STF and NTF of the prototype modulator obtained through the optimization procedure of
Section 4.5. The two NTF zeros were made equal so that the two LC tanks could be
identical. The STF is flat in the band of interest. The values of each component in the above
system with a normalized sampling frequency of 1 Hz are given in Table 5.1.
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Figure 5.2: (a) The pole-zero plot, (b) STF and NTF full response, (c) NTF passband
response and (d) STF passband response.
Component Value
L1 1.6984 H
C1 1.6984 F
L2 1.6984 11
C2 1.6984 F
Component Value
g1 0.5816 A/V
g2 1 AN
gvl 0.5901 A/V
gv2 1.1742 A/V
Table 5.1: The component values with the normalized sampling frequency of 1 Hz.106
If the modulator is ideal, the estimated SNRs with a half-scale (-9 dB) input are
1 1 - 9 + 57 + 10log128 + 101og 73dB and - 9 + 45 + 10log 64 + 10log= 58dB for
the narrow and wide band mode, respectively. Table 5.2 summarizes the theoretical
performance of the prototype modulator.
Using the continuous-time to discrete-time transformation of Chapter 3, the
modulator can be simulated with MATLAB [74]. Figure 5.3 shows the spectrum of the
output when the input is a half-scale sine wave at the center frequency. Since the null in the
Specification name Symbol Narrowband
mode
Wideband
mode
Center Frequency fo fj10.67
Oversampling Ratio R = fs/2 fB 128 64
Expected SNR (half-scale input) SNR 73 dB 58 dB
-20
Table 5.2:Modulator specifications and theoretical performance.
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Figure 5.3: The spectrum (8k-point FFT) of modulator with a half-scale sine input
at the center frequency.107
spectrum at fo . 0.1fs is readily apparent, the modulator is stable and the center frequency
appears to have been placed correctly. The SNRs calculated from this simulation are 78 dB
and 64 dB, which are a few dB higher than the predicted values.
5.2 Circuit Design
The circuit design starts with system simulation using ideal components.HSPICE
[89] is used to simulate the continuous-time modulator built with idealcomponents to
verify the discrete-time results. Figure 5.4 shows the HSPICEmacro model for this system.
Most of the elements are either ideal L/C elementsor controlled sources; only the D flip
flop needs to use an elaborate model. The model for the D flip flop is the pseudo CMOS
structure given in Figure 5.5. The text of the HSPICE macro model used to describe the
components of Figure 5.4 is given in Figure 5.6.
To achieve high precision and to aid convergence during the transient analysis, the
DELMAX precision-controlling parameter of HSPICE has to be set to 1/1000 of the sampling
period (20 times smaller than its default value). DELMAX sets the maximum internal time
step that HSPICE uses in transient analysis. Changing the value of parameterscauses a 10K-
Vout
Figure 5.4: The HSPICE macro model used for the initial simulation.
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Figure 5.5: The structure of the D flip flop used in theHSPICEmacro model.
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Figure 5.6: TheHSPICEmacro models.
* D filp flop with reset.109
point simulation of the macro model to take a long time2 hours on an HP 735. The
simulated spectrum with a sine wave input at the center frequency is shown in
Figure 5.14(a). The spectrum has the same shapeas that determined by the MATLAB
simulation.
A nice feature of the gni-LC structure is its tolerance of current offset in the DAC
and the transconductors. The inductor carries a DC bias current withzero DC voltage. This
feature makes it easy to implement single-ended transconductors and DACs with simple
bias circuits.
5.2.1 Transconductors
As discussed in the last chapter, the linearity of the transconductors, especially that
of the first transconductor, is very important. Non linearity in the first transconductor
introduces harmonic distortion and generates intermodulation products whichcan appear
in the band of interest.
To achieve high transconductance with high-frequency operation, bipolar NPN
transistors are used. A transconductor employinga single NPN transistor is shown in
Figure 5.7. The voltage source in the collector is used tomeasure the current in HSPICE.
The relationship between the collector current and the base-emitter voltage is
vbei12
ic =Ise(
vr)
(5.1)
where R is the resistance connected to the emitter, Is is the scalecurrent of the transistor
and VT = (kBT) /q is the thermal voltage. Then the transconductance G., inputresis-
tance Ri and output resistance Ro of this transconductor [82] areG gm
m1+ gmR'
Ri. rx(1 i gmR) and
Ro . ro (1 + gmR), (5.2)
110
respectively, where gm = 1c /VT is the transconductance of the transistor. The input and
output resistances are enlarged 1 + gmR times by the action of negative feedback, but the
overall transconductance is decreased by 1 + gmR. Since ro is very large relative to r., the
effect of finite output resistance is negligible compared to the effect of finite input resis-
tance.
HSPICE simulation of a 0.5816 mA/V transconductance with a Level 2 model [89]
shows good linearity (<-60dB THD for input <0.48V, see Figure 5.8) but small input
dynamic range (<±0.5V).
5.2.2 L and C components
Another concern with real components is the quality factor Q of the L and C
elements. Finite Q shifts the NTF zeros inside the unit circle and thus degrades the SNR.
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Figure 5.7: The transconductor employing single NPN transistor.The
transconductance is 0.5816 mA/V.111
Evaluation of the discrete-time model shows that QL, = 50 is required for < -3dB
degradation atR= 128. Figure 5.9 shows the STF full-band response and NTF passband
response with QL = 50. The notch of the NTF is less deep now that QL *00,with the result
that the narrowband attenuation is 3 dB lower than its original value. However, the
wideband(R= 64) rms gain of the NTF is only changed slightly.
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Figure 5.8: The simulated total harmonic distortion (THD) vs. input plot of a
single NPN transconductor.
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Figure 5.9: The STF full-band response and NTF passband response with QL = 50.
The STF keeps its shape but the notch of the NTF is not as deep as when QL =112
5.2.3 DAC
In order to decrease the glitches introduced by large digital signals, the current
source DAC adopts a switch-controlled topology shown in Figure 5.10 source instead of
one driven directly by the digital signal of the D flip flop output. The adjustable resistor is
used to modify the value of current. The output resistance of the DAC output when the Afc1
transistor is on is Ro = ro (1 + goiR), when Mo transistor is on. This value is very large
and will not degrade the effective quality factor of the capacitor in the tank.
5.2.4 Whole system
Before implementing the system with an actual circuit, frequency denormalization
must be performed. The design sampling frequency is1 Hz; after denormalizing to
772 kHz, the L and C values of Table 5.1 are changed to 2.2011H and 2.2011F, respectively.
The values of transconductances and current sources are unchanged. In order to decrease
the transconductance and current sources to reasonable values, impedance scaling (see
-0.7 vRef
Ots =
0,1.18mA
Current
Source
R=1.29k0
Figure 5.10:The binary current source employing balanced NPN transistor. Q
and Qb are the output and inverting output of D flip flop, respectively. The
current source can offer zero or 1.18mA current.113
Section 4.5) by a factor of 100 is used. All inductors become 2201111, all capacitors become
0.022 i.I.F and the transconductances and current sources become:
g1g2.1[5.816m10m
gv1 gv2 5.901m 11.742m
(5.3)
Voltage scaling by a factor of 0.1 on all internal nodes reduces [g1, 2P1 by another --1, -1, - v2.
factor of 10 but leaves g2 unchanged. To reduce the peak current and voltage of the second
resonator by a further factor of 3, [g2,gv2] are reduced by a further factor of 3.
Since the single-transistor transconductors have negative transconductances, the
polarities of the transconductors and one current source have to be inverted.
The 22011H inductors chosen (ESI-14-221k) are from the shielded epoxy
encapsulated series (ferrite), and are specified to have a Q of 57 at 0.79MHz. The resulting
component values are given in Table 5.3.
The expected voltage swings at the inductors are about ±0.1V and ±0.05V,
respectively, and the maximum currents of capacitor branches are approximately 0.8 mA
and 0.6 mA.
Component Value
L1 220 j.tH
C1 0.022g
1-'2 220 LtH
C2 0.022 IR
Component Value
g1 -0.5816m AN
g2 -3.333m AN
gvi -0.5901 mA
gv2 0.3914 mA
Table 5.3:Component values for the prototype modulator.114
53 Prototype Construction
Figure 5.11 shows the full circuit schematic of the modulator. The board layout is
illustrated in Figure 5.12. The board is a double-sided copper board. The analog and digital
portions are on separate grounds which are physically isolated and only connected at the
power supplies. The ±5V power lines are isolated with LC filters. ±6V supplies are used
to power the LM361 comparator.
The transconductances and current sources are set by the adjustable resistors. The
analog switches of the current sources, which are connected to either analog ground or the
-0.7 V supply, are controlled by the output of D flip flop.
5.4 Testing
Table 5.4 lists the test equipment used to characterize the system and Figure 5.13
depicts the test set-up. Sine wave inputs are supplied to the modulator from either the
Tektronix SG 5010 (-100 dB THD @ 72 kHz) or the Philips PM 5132 (-100 dB THD @
72 kHz) function generator. The output of the modulator is monitored in real time by the
Name Model
Power supply HP 6236B Triple Output Power Supply
HP 6205C Dual DC Power Supply
Signal Source
Philips PM5132 Function Generator (0.12MHz)
Tektronix SG5010 Programmable Oscillator
(0163.81cHz)
Oscilloscope Tektronix 2236 100MHz Oscilloscope
Spectrum Analyzer HP 3585B Spectrum Analyzer (20Hz-40MHz)
Data Acquisition NeXT Workstation with SSI Port
Table 5.4:Test equipmentLM336
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0
Input
220pH
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i
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HP 35858 spectrum analyzer, and acquired by the SSI (Synchronous Serial Interface) [91]
port of the Motorola 56000 DSP, which is built into the NeXTstation computer [90]. The
SSI port can acquire up to 128K points of data at speeds up to 6.75Mb/s.
The first results which will be presented are based on measurements from the
spectrum analyzer. Figure 5.14 (a) and (b) compare the spectra of the modulator as
determined by HSPICE simulation and the spectrum analyzer. (Notethatthe analog
spectrum of a digital signal is not the same as the digital spectrum of a digital signal.)
Observe that the noise-shaping characteristics are similar and that the nonlinearity of the
circuit is creating out-of-band harmonics. The 3.2% shift of the center frequency from
72.34kHz to 74.7kHz is accounted for by the 5% and 10% toleranceson the L and C
components.
There is no harmonic in the band of interest since the effect of the L, C and
transconductor nonlinearity is not crucial in a single-tone test. When the input signal level
is increased, the transconductor saturates and a second harmonic (which is out of band)
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Figure 5.13:The testing setup with the measurement equipment.(a)
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Figure 5.14:The spectra of the prototype modulator: (a) simulation result (8k-point
FFT) by HSPICE macro model, (b) collected from the spectrum analyzer, (c) 8k-point
FFT based on the data collected from the board through the data acquisition device.119
pops up. To test the linearity of the transconductor, an input signal at f0/2 is supplied so
that the second harmonic appears at the center frequency. Figure 5.15 clearly shows a
-57dB second harmonic when the input is -9.5 dB at f0/2. A plot of the measured second
harmonic distortion vs. input amplitude at f0/2 is given in Figure 5.19. The modulator
goes into limit-cycle oscillations when the input level is lower than -14 dB at f0/2 or the
input signal is at f0/3 since the low gain of the STF causes the effective input signal power
to become too small to drive the system out of a limit-cycle.
Figure 5.16 compares the STF as designed by MATLAB with the measured results
from the spectrum analyzer. For a wide-frequency plot, the measured STF is corrupted by
out-of-band noise where the STF is small, but the overall shape appears to be correct. For
the in-band plot, the STF is accurate and agrees with the design.
Figure 5.14 (c) shows the spectrum as determined by a Hann-windowed FFT of the
data acquired by the NeXT SSI port. Again, the shape of the nulling notch is almost an
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Figure 5.15:The measured second harmonic distortion using an input at f0/2.120
exact duplicate of that determined by HSPICE, shown in Figure 5.14 (a), although the notch
is not as deep.
Figure 5.17 draws the measured and MATLAB- simulated (with QL = 50 and center
frequency moved to 74.7 kHz) in-band spectra of a 74.7 kHz sine-wave input. The
measured in-band noise is higher than that predicted by simulations, indicating that the tank
Q is lower than expected. (The influence of the transconductor's finite input resistance on
the effective Q, was not taken into account.)
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Figure 5.16:The STF comparisons between (a) the design from MATLAB and (b)
measured results from the spectrum analyzer.121
Figure 5.18 plots the measured SNR using data collected from the SSI. The peak
SNR in the narrowband mode is 60.1 dB at a -9.5 dB (1 V is 0 dB) input; the peak SNR in
the wideband mode is 52.2 dB at a -7.5 dB input. For an ideal fourth-order delta-sigma
modulator, the SNR will increase by 15 dB (2.5 bits) when the oversampling ratio is
doubled, but the difference in the measurements is only about 9 dB and thus there is about
a 6 dB loss due to nonideal factors. These factors are discussed in the next section.
5.5 Sources of SNR Degradation
As discussed in Section 5.2, the linear range of the designed transconductor is about
0.48 V or -6.4 dB. However, the implemented modulator exhibits saturation at about
0.33 V or -9.5dB. Further simulation explores the effect of an LC load on the
transconductance linearity. Figure 5.19 shows the transconductor connected to the LC
resonator and a plot of the simulated second harmonic distortion. The results show that
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Figure 5.17:The measured and simulated (signal frequency deliberately not put in
an integer bin) in-band spectra of a 74.7 kHz sine-wave input (128k-point FFT).70
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Figure 5.18:The measured SNR curves (64k-point FFT) for the prototype
modulator. The peak SNRs for the narrowband and wideband modes are 60.1 dB
and 52.2 dB, respectively.
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Figure 5.19:The transconductor is set to simulate the harmonic distortion. The plot
shows the THD and 2nd-order harmonic distortion.123
when the input rises to -10 dB, the transconductor starts to saturate rapidly. Measurement
of the actual transconductor distortion shows similar behavior.
The fmite quality factors of the inductors and the finite input resistance of the
transconductor are responsible for the loss in notch depth seen in Figure 5.9. From HSPICE
simulation, it is found that the input resistance of the second transconductor is only about
29VIand this translates into an effective quality factor for the first resonator's capacitor
of around 48 atfo. Simulation shows that with such a low value of Qc, the SNR of the ideal
system will drop by about 4 dB.
The memory effect of the DAC is also an error source which contributes to the
degradation of the SNR. The difference between the rising and falling edges of the square-
wave feedback, illustrated in Figure 5.20, will produce an error source on the feedback.
Discrete-time simulation shows that a 0.5% 7's = 6.5 ns difference between the rise and
fall times will result in 6 dB SNR loss, where TS is the period of the sample clock. Use of
an RZ waveform would solve this problem.
Even though a crystal oscillator was used, clock jitter is a possible error source even
in this low frequency application. Based on the jitter estimation formula presented in
Chapter 4 for a bandpass modulator system, the jitter requirement for ideal 75 dB SNR is
Feedback
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Figure 5.20:The memory effect of feedback waveform of DAC shows the different
rising and falling edges.124
J < 0.17% 7's = 2 ns.Since the sum of the propagation delays of the 74ALS flip-flops
used in the clock divider and the delays associated with the 74HCT switches is
approximately 30 ns, 2 ns of jitter is conceivable.
The error of each coefficient produced by the different components is also a reason
for the reduced SNR. The tolerances of the L and C components are about 5% and result in
not only the shifting of center frequency but also degradation of the SNR. Figure 5.21 is a
histogram of the rms in-band gain of the NTF obtained from the evaluation of 10,000
modulators, with 5% tolerances on the L and C components and 1% error on other
coefficients. The average value is about -50 dB (compared to the design value of -54 dB).
The SNR is therefore expected to be reduced to about 73 dB.
5.6 Summary
A prototype fourth-order g,-LC continuous-time bandpass delta-sigma modulator
was designed, simulated, implemented and tested. The measured SNR of 60 dB at an
10
065605550454035
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Figure 5.21:The histogram of the rms in-band (narrowband) gain of the NTF from
10,000 modulator with 5% tolerances on L and C and 1% errors on other coefficients.125
oversampling ratio of 128 is below the ideal value of 75 dB primarily dueto the limited
dynamic range of the transconductors, the 5% tolerance of the components used, the finite
Q factor of the LC tank and memory effect of DAC.126
Chapter 6. Mismatch-Shaped Multibit DAC
Chapter 2 showed that, in theory, multibit quantization can drastically improve the
performance of delta-sigma modulators. Unfortunately, the performance is limited in prac-
tice by the nonlinearity of the multibit feedback DAC. This chapter presents a method for
constructing a mismatch-shaped multibit DAC, which is ideally suited for use with a delta-
sigma modulator. The theory is described in detail and the simulation results from lowpass
and bandpass delta-sigma modulators show that a mismatch-shaped multibit DAC can dra-
matically enhance the performance of modulators employing multibit quantization. A high-
performance continuous-time bandpass modulator which uses the new mismatch-shaped
multibit DAC is designed and simulated.
6.1 Theory of Operation
Multibit quantization is generally avoided in delta-sigma modulators because nonlin-
earity in the multibit DAC is translated directly into nonlinearity for the overall converter.
However, recently reported simulation results indicated that element mismatch errors in a
multibit DAC constructed from unit elements can be noise-shaped [35], [36]. A related
work illuminated the operating principle and showed that first-order mismatch-shaping was
the result [92]. This section presents a general algorithm [93], [94] suitable for mismatch-
shaping with arbitrary transfer functions.
Figure 6.1 shows a multibit delta-sigma DAC with the proposed mismatch-shaped
DAC employing unit elements. The upper portion of the diagram depicts an ordinary delta-
sigma modulator realized with the error-feedback structure, while the lower portion depicts
the key part of the mismatch-shaped multibit DAC: the element selection logic. The two
blocks are drawn in a manner which emphasizes their similarity. The signals in the element
selection logic that are vectors are denoted with bold text and heavy lines. The output of
the selection logic controls the unit-element DAC and the selected elements are summed to127
form the output of DAC. Figure 6.2 is a conceptual diagram of an M+1 level DAC employ-
ing M unit elements.
The modulator block accepts a finely-quantized signal, u, and produces a coarsely-
quantized signal, v. Denoting the Z-transform of quantizer error by E(z), the output of the
modulator is:
V(z) = U(z) + H i(z)E(z). (6.1)
Thus, the output of the modulator is equal to its input plus an error term which, by
suitable choice of HI, the NTF of modulator, can be designed to have a small magnitude in
r
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Figure 6.1: The system diagram of a multibit delta-sigma DAC with a digital
delta-sigma modulator, an element-selection logic and a unit-element DAC.128
a selected frequency range. For the purpose of this discussion, assume that v is quantized
to one of the M+1 integers in [0, M].Using multibit quantization (M ?.. 2"), a high-order
i.n
NTF Hi(z) = (1z), canbe realized without regard to the restriction imposed by the
Lee criterion [26]; the stability of the modulator is guaranteed.
At each time stepn,the element selection logic determines whichv(n)of the M unit
elements will be used to form the analog output value. The output of the selection logic is
sv(n),a 1 x M vector containingv(n)ones andM-v(n)zeros. Each unit element in the DAC
is controlled by a specific component of sv, so the output of the DAC will be an analogver-
sion ofv(n)plus an accumulated error term due to element mismatch and the operation of
the selection logic. It is the function of the selection logic to ensure that the error term has
a mismatch-shaped spectrum.
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Figure 6.2: A conceptual diagram of an M+1 level DAC employing unit
elements.129
The selection vector, sv, is computed in a manner analogous to that which produces
v, namely each component of sv is the output of a modified delta-sigma modulator realized
with the error feedback structure. The main modification is in the vector quantizer, but this
modification does not affect the basic operation of the element selection logic. A discus-
sion of the vector quantizer and the su input will be delayed until later.
Given that sv is computed in a manner analogous to that which producesv, the output
of the selection logic may be written immediately as
SV(z) = S U(z) [1....+ H2(z)SE(z). (6.2)
Now, let de be a (fixed) 1 x M vector containing the difference between the value of
each unit element in the DAC and the mean of all the elements. As a result of this definition,
the sum of the components of de is precisely zero:
[1...de = 0,
where a b represents the scalar (dot) product of two vectors.
(6.3)
Since the error between the actual output of the DAC and its ideal output issvde,
the DAC error is
SV(z)de = [SU(z) [i +H2(z)SE(z)]de = SU(z) 0 + H2(z) (SE(z)de)
= H2(z) (SE(z)de). (6.4)
The above equation shows that static DAC errors are shaped by the transfer function
H2, provided, of course, that the se signal is bounded. This result is independent of thesu
input signal, the operation of the vector quantizer and most importantly, theerrors in the
unit elements.
Based on the element usage requirement v(n) and on the contents of the vector sy(n),
the vector quantizer sets certain elements of sv(n) to one. Theerror of this quantization
operation, se(n), is fed back through an array of H2-1 filters and added to the scalar-valued130
selection logic input, su(n) to form subsequent samples of sy. Since su(n) is equal to the
negative minimum value of the filter outputs, all components of sy(n) are positive, with the
component equal to zero. The addition of a scalar to all elements in the sy vector does not
disturb the noise-shaping property of the selection logic; its purpose is simply to reduce
the magnitude of the signals which need to be stored and processed. In an implementation,
this normalization step would be most conveniently implemented as part of the vector
quantizer.
The analog output of the DAC is described by
DV(z) = U(z) + H i(z)E(z)+ H2(z) (SE(z)de). (6.5)
This equation shows that the DAC output is equal to the modulator input plus twoerror
terms. The first error term is the quantization noise of the (M+1)-level quantizer, shaped
by the noise transfer function H1 of the modulator. The second error term is the element
mismatch error, multiplied by the selection error and shaped by the mismatch-shaping
function H2.
Like regular delta-sigma modulators, the selection logic loop around the vectorquan-
tizer cannot be delay-free, so H21 must be strictly causal [72] (first impulse-response co-
efficient zero). This consideration results in the familiar realizability constraint
H2(00) = 1. (6.6)
Furthermore, like regular delta-sigma modulators, the element selection logic is sub-
ject to instability. The su input sequence, the value of H2 and the quantizer algorithm all
affect the stability of the element selection logic. As a result, proving the stability of the
selection logic is a much more difficult problem than proving the stability ofa simple bi-
nary delta-sigma modulator. As discussed in the introductory chapter of the thesis, the latter
problem is unsolved and is usually addressed by simulation. In the next section, simulations
are likewise used to ascertain the stability of the selection logic.131
6.2 Simulation Results
The simulation results use different H1 and H2 filters but the same algorithms forgen-
erating the su input and implementing the vector quantizer. As discussed above, to mini-
mize the magnitude of the sy vector while keeping all components positive, su is takenas
the negative of the minimum of the output of the H2-1 filter at each time instant.
The vector quantizer algorithm used in the simulation simply sets to one thosecom-
ponents of sv that correspond to the v and largest components of sy. This minimizes the in-
stantaneous magnitude of the se vector. No claim is made that the preceding design choices
are optimal. If the proposed vector quantizer is used, the su sequence can only affect the
states inside the element selection logic, not its output. A better vector quantizer strategy
might involve using all the state information in the H2-1 block rather than just its output.
Figure 6.3 is the MATLAB [74] code flow diagram of the element selection logic with
an arbitrary feasible H2(z). In general, at least (n1) x M states, where n is the order of
H2(z), are needed to simulate the element selection logic. The number of bits required for
each state depends on the maximum value that the states may attain, which in turn depends
on the H2(z) filter.
Figure 6.4 shows the unit-element selection patterns of a zero-order (112(z)= 1),
first-order (H2(z) = ( 1 ) and second-order (H2(z) = (1z 1) )) mismatch-shaped
3-bit DAC. Zero-order shaping is simply the conventional DAC selection: select the first
v(n) elements in the array. No state information is needed to implement this DAC. The first-
order shaping pattern can be considered to be the integration followed by differentiation
with a modulo operation, so that the elements are chosen in a circular fashion, starting from
the element adjacent to that which was most recently used. This scheme is functionally
identical to that of [35], [36]. Consequently an implementation of first-order shaping of the
element mismatch noise is trivial, requiring only one register of length log2M bits andsome
combinational logic. The second-order pattern is hard to discern. This is not surprising132
since second-order shaping is difficult to see in a time-domain waveform. The implemen-
t
tation of the element selection logic for H2(z) = (1z)requires many more bits of
storage and a great deal more combinational logic than the preceding two schemes.
Figure 6.5 shows output spectra for a 17-level third-order lowpass modulator withan
13 NTF of H1(z) = (1 - z- )which uses the preceding strategies together with a 17-level
DAC and several different mismatch-shaping H2(z) filters. The unit elements in the DAC
are subject to fixed random errors having a standard deviation of 1% while the input is a
half-scale sine wave. The curves exhibit the 0 dB/decade, 20 dB/decade, 40 dB/decade and
60 dB/decade slopes characteristic of zeroth, first, second and ideal third-order shaping.
The first-order configuration is guaranteed stable with a maximum value of 1 in sy. Thesec-
% Filter parameters
H2=[num;den]; n=length(H2);
A=-H2(2,2:n);
B=H2(1,2:n)+A;
V
sy
% Normalization and
%vector quantization
[ssy,index]=sort(-sy);
sy=sy-sy(index(m));
sindex=index(1:v);
sv=zeros(1,m);
sv( sindex)= ones(1,length(sindex));
SV
% H2-1 filtering and sy update
se=sv sy;
s=[A*s+se; s(1:n-2,:)];
sy=B*s;
Figure 6.3:MATLABcode for the element-selection logic with an arbitraryH2
mismatch-shaping function.Time
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Figure 6.5: Output spectra for a third-order lowpass modulator for DAC feeding a
17-level DAC with 1% element mismatch.134
and -order configuration is at best conditionally stable; the simulation exhibited a maximum
value of 6 in sy. The fact that sy is larger for second-order shaping than for first-order shap-
ing accounts for the observation that there is a significant difference between the two only
if the oversampling ratio exceeds 30.
6.3 Analysis and Simulation of Element Selection Logic Behavior
In order to estimate a2dv, the in-band noise power at the DAC output, a number of as-
sumptions regarding the statistics of the quantizers' errors need to be made:
i)the quantization error of the (M + 1) -level quantizer is white with an rms
value of ae,(ae=02/12)
ii) the components of the selection error are also white with rms values of ase(i),
iii) the components of the selection error are uncorrelated with each other and with
the quantization error,
iv) the rms value of the M elements' errors is a
With these assumptions, it can be shown that the in-band noise power at the DAC out-
put is
02 020
2
02dv=f1H
1(0))1
2
n
eChM- $ #2(0)1
2se
n
deA)
x/R K/R
M
=R
1 [0202 + 0202 Xa2 (01, aloe 2de se
i = 1
(6.7)
where R is the oversampling ratio and al and a2 are the rms values of H1 and H2 in the
band of interest, respectively. With the exception of ase(i), numerical estimates of the
variables in Eq. are easy to obtain. To determine ase(i), simulations are needed.135
From a simulation, the mean-square value of each component of se can be found.
However, straightforward simulation of the system shown in Figure 6.5 results in se com-
ponents that are not zero-mean and which are therefore correlated, violating assumption
(iii). However, as noted earlier, an arbitrary (and even time-varying) scalar can be added to
any of the vector-valued signals inside the element selection logic without affecting the out-
put of that block. If the means of the components of se are the same, this scalar can be sub-
tracted from se before the mean-square value of its components are calculated. Thus, the
estimation of ase(i) from simulation data can be accomplished via
N-1
02e NA-d
(i)=1 Ts e i(n)
2 s--;-e2.
n = 0
(6.8)
Note that if one assumes that the components of the se vector are identically distrib-
uted, their (adjusted) mean-square values are the same. Assuming that the mean-square val-
ue of each component isa2se, Eq. (6.7) simplifiesto
2 1 22 222
a dv = R t[a ae + M(a2ase°.de)] (6.9)
The following discussion shows that this assumption is only valid when the input is a full-
scale random signal.
Uniformly-distributed random inputs are used to test the behavior of the element se-
lection logic with different H2 functions for a 17-level DAC. Eight input ranges are used:
[0, 16],[1, 15],[2, 14],[3, 13],[4, 12],[5, 11],[6, 10] and [7, 9].Figure 6.6
plots the values of crse(i) determined by simulation vs. i for the above input ranges. As this
figure shows, decreasing the input range decreases the power of se, especially second-order
mismatch shaping. For first-order shaping, the ase(i) values are largest at the two ends of
the array and the overall performance is only slightly affected by the input range. For sec-
ond-order shaping, the crse(i) values are dependent on the input range, but are essentially
independent of the value of i. For the largest input range, crse(i) for second-order shaping136
is 13 dB higher than ase(i) for first-order shaping, but this difference drops to only 3 dB
when the smallest input range is considered. The second-order performance lies on the in-
put range. Fortunately, for multibit delta-sigma modulators with inputs below the limit im-
posed by stability, the output range is moderate, i. e. 6v2 is not large.
Thus Eq. (6.7) can be used to estimate the modulator's performance. With a half-scale
sine input, the value of ase computed from simulation using Eq. (6.8) is Ose = 0.5 for
N2 = 1 and as, = 0.75 for N2 = 2. With an ideal DAC, the signal-to-noise ratio at an
oversampling ratio of 50 is 118 dB. Eq. (6.7) predicts that the SNR will be degraded by less
than 7dB if the element mismatch is less than 0.2% (N2 = 1) or 1% (N2 = 2) and these
predictions are borne out by simulations. Note that for similar performance with this mod-
ulator, unshaped mismatch noise would dictate a mismatch of less than 0.002%. The advan-
tage of the mismatch-shaping architecture is clear.
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6.4 Stability Investigation and Applications to Bandpass Modulators
As was the case with high-order binary delta-sigma modulators, high-order mis-
-1 n match-shaping transfer functions of the form H2(z) = (1z)where n z 3 results in
the unbounded internal states, i.e. instability.
Referring to the structure of the element selection logic, one may observe that this
nonlinear loop looks somewhat like the combination of M binary delta-sigma modulators.
Figure 6.7 shows the spectra a number of signals in the third-order modulator with second-
order mismatch shaping and a half-scale sine-wave input: the output of the DAC, one com-
ponent of the sv vector, the su input and one component of the se vector. The spectrum of
dB
0
50
100
150
0
0
dB
50
100
150
Frequency
0.5 1fi20
(a)
0.5
Frequency
(c)
0
dB
20
40
60
80
100
0
Freq0.ue5ncy
(b)
1
0.5
Frequency
(d)
fj2
fs/2
Figure 6.7: The spectra of (a) the output of the DAC, (b) one component of the sv
vector, (c) the su input and (d) one component of the se vector, for second-order
lowpass mismatch shaping applied to a third-order lowpass delta-sigma modulator.138
the sv component exhibits a lower-order noise-shaping on a reduced sine-wave input, and
spectrum of the se component contains first and second harmonics of the input. The SNR
of the DAC with 1% element mismatch at an oversampling ratio of 50 is 110 dB, but the
SNR of a single sv component is only around 60 dB. Although the simple combination of
sv components' spectra will not match the performance of the delta-sigma modulator, the
delta-sigma-modulator-like structure suggests that the technique used to stabilize a high-
order delta-sigma modulator, namely Lee's method [26], may allow the use of a high-order
H2 in the element selection logic loop.
Figure 6.8 shows output spectra for a sixth-order bandpass modulator, designed ac-
cording to [37] with II H111. = 8, with a center frequency of fs/6, when a half-scale sine-
wave input is supplied and various 1/2(z) functions are used. The NTF of the modulator is
(1 -flZ-2)3
H1(z) = -1 -4
.(6.10)
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Figure 6.8: Output spectra for a sixth-order bandpass modulator feeding a 17-19e1
DAC with 1% element mismatch. The mismatch-shaping H2 of (1z+ z)
and a fourth-order transfer function designed according to [29] with II1/211. = 2 are used.139
As this figure shows, the systems are stable and the slopes are consistent with the or-
der of H2. The bandpass system with a second-order H2 uses
H2(z) = 1Z1+ (6.11)
and exhibits a peak value of 2 in sy. The fourth-order H2, designed with the constraint
< 2, is
H2(z) =
11.2732z-1 + 1.3z-2-0.678z3 + 0.2487z-4'
(6.12)
and yields a peak value of 3.5 in sy. As was the case with the lowpass example, higher-
order shaping only provides a significant advantage when the oversampling ratio is large
enough (>30 in this example).
6.5 Generalization: Multibit Non-Unit Element DAC
To reduce the redundancy present in the DAC, non-unit elements can be used. To ac-
commodate this generalization, dw, a fixed vector representing the ideal values of the ele-
ments, must be known. This vector is used by the vector quantizer when selecting which
elements to enable and is used to weight the su input; dw simply replaces the [1...1] vector
used in the previous system. By analogy with the earlier development of Eq. (6.2)-
Eq. (6.5), the following equations summarize the operating principle:
SV(z) dw = V(z), (6.13)
SV(z) = SU(z)dw + H2(z)SE(z),
dw de = 0,
(6.14)
(6.15)
DV(z) = SV(z)(dw + de)
= V(z) + H2(z) (SE(z)de)
(6.16)
A non-unit element DAC makes 5-bit, or even 6-bit, DACs economical.140
6.6 ADCs Employing Mismatch-Shaped DACs
All of the above simulation results are for the delta-sigma DAC of Figure 6.1. The
diagram of a delta-sigma ADC employing a mismatch-shaped multibit DAC with thesame
selection logic as Figure 6.1 is shown in Figure 6.9. The output of the quantizer in the Z-
domain is
V(z) = G(z)U(z)+ Hi(z)E(z)+ (Hi(z)- 1) H2(z) (SE (z)de). (6.17)
Similar simulations can be performed on ADCs as were done using DACs.
Figure 6.10 shows the output spectra of a third-order delta-sigma ADC usinga 17-level
mismatch-shaping DAC having 1% element mismatch. Zero-order, first-order and second-
order mismatch-shaping are considered and the input is a half-scale sine-wave input. Re-
sults similar to the DAC case are obtained.
For second-order mismatch-shaping, increasing the power of the input to 3/4 of full-
scale will cause the maximum value of sy and asto increase to sym. = 14 and
ase= 1.28, respectively. Figure 6.11 shows the two spectra with 3/4 full-scale (solid
line) and half-scale (dashed line) inputs. Observe that the effect of mismatch-shaping isre-
duced. The large value of the sy components in the large signalcase results from the in-
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creased input range of the selection logic: for the present input, v E [0, 16] but for the
half-scale input, v E [1, 15].Based on earlier observations, the stability of the element se-
lection logic is tied to the range of the v input. When v is near 0 or M for long periods of
time there is insufficient redundancy in the DAC to allow mismatch-shaping tooccur and
the element selection logic generates large internal states. The conclusion is drawn that
slightly increasing the number of elements can reduce the maximum internal state of the
element selection logic and enhance the effect of mismatch-shaping under large signalcon-
ditions. A trade-off between the number of elements and the bits of each state in RAMscan
be made for a practical implementation. Table 6.1 lists the input range of the selection log-
ic, the se component maxima, the variance of se and the attenuation loss ofse relative to
first-order shaping, for a variety of input levels.
Input amplitude v range max(se) age Loss/0.5
6=-2.5 dB [0,16] 14 1.25 7.9 dB
5=-4.1 dB [0,16] 8 0.85 4.64 dB
4=-6.0 dB [1,15] 6 0.75 3.49 dB
3=-8.5 dB [2,14] 5 0.69 2.78 dB
2=-12 dB [3,13] 5 0.66 2.42 dB
1=-18.1 dB [4,12] 4 0.65 2.25 dB
0.8=-20 dB [4,12] 4 0.65 2.30 dB
0.08=-40 dB [4,12] 4 0.64 2.18 dB
0.008=-60 dB [4,12] 4 0.72 3.21 dB
0.0008=-80 dB [4,12] 4 0.72 3.22 dB
0.00008=-100 dB [4,12] 4 0.71 3.09 dB
0.000008=-120 dB [4,12] 4 0.71 3.03 dB
Table 6.1: Simulation results on relationship among input level, inputrange of selection
logic, maximum se and variance of se and losses to first-order shapingon se143
Figure 6.12 shows the SNR vs. input plots of the delta-sigma modulator example at
an oversampling ratio of 50, where zero-order, first-order, and second-order mismatch-
shaping 17-level DACs are used, each with 1% element mismatch. In general, there isa
12 dB-16 dB improvement for second-order mismatch-shaping over first-order mismatch-
shaping. However, second-order shaping exhibits earlier saturation (for inputs above half-
scale) than first-order shaping. The early saturation is a result of the fact that thepower of
the se vector increases as the input power is increased. Furthermore, when the modulator is
unstable, the second-order shaping is also unstable!
SNR plots when the oversampling ratio is reduced to 32 are shown in Figure 6.13.
The differences among the SNR curves under various orders of mismatch shaping is small-
er than when the oversampling ratio was 50, but second-order shaping still has about a
10 dB advantage over first-order shaping. Note that second-order shaping also results inan
SNR curve that is very close to the ideal curve.
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Figure 6.12:The SNR vs. input plots for the lowpass delta-sigma modulator
example at an oversampling ratio of 50 with the zero-order, first-order, second-
order mismatch shaping on 1% element mismatch and ideal case without mismatch.144
6.7 Design of a High-Performance Bandpass Modulator
In the preceding chapters, a method for designing continuous-time delta-sigma mod-
ulators with binary quantizers was presented. If a modulator employsa multibit quantizer
and mismatch-shaped DAC, the performance of the modulator will be enhanced. The de-
sign of a high-performance continuous-time bandpass delta-sigma modulator employinga
multibit mismatch-shaped DAC will be explored in this section. The system will be de-
signed to use the 16-element differential switched-current DAC recently designed by J. B.
daSilva [94]. This DAC has 16 100 µA current sources with Ede= 1%.
The high-performance bandpass delta-sigma modulator shown in Figure 6.14 adopts
the gm-LC structure and a 17-level quantizer and is operated at an oversampling ratio of 32.
The feedback DAC employs a return-to-zero (RZ) waveform with [t1, t2]= [0.5, 1] .
The center frequency is fs/6. Since the feedforward structure is used, the STF will havean
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Figure 6.13:The SNR vs. input plots for the lowpass delta-sigma modulator
example at an oversampling ratio of 32 with zero-order, first-order and second-
order mismatch shaping on 1% element mismatch and ideal case without mismatch.145
out-of-band peak with value close to 11H111. unless extra feedins are employed to correct
the STF. The structure shown in Figure 6.14 uses two feedins to effect this correction.
Figure 6.15 shows a fully-differential implementation of this modulator.
For the design of this system, the stability constraint on the NTF of the modulator is
loosened to
II H1II ..5.. 6.25. (6.18)
In choosing this value, consideration was given to the need for small dynamic range at the
quantizer output.
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The ABCD matrices of the continuous-time modulator are:
Ac =
0
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The optimization procedure described in Chapter 4 and a special optimization pro-
gram for small STF peak with extra parameters of [gfi, gf2] were applied to yield the
transfer functions shown in Figure 6.16. The modulator parameters are given in Table 6.2.
After obtaining the NTF with the parameters (g, g, gi, g2, gd, gc2 and ga), an STF opti-
mization program was applied to reduce the out-of-band peak through one STF amplitude
constraint by adjusting the parameters gfi and ga. After the STF optimization procedure,
the out-of-band peak is reduced from 6.75 to 1.4 without affecting the modulator's perfor-
mance. The expected SNR with an ideal DAC is about 104 dB.
Table 6.3 lists the transfer functions of a variety of mismatch-shaping filters suitable
for this system; (e) is an IIR filter with simple rational coefficients and II H2 L = 1.8. The
polezero plot
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Figure 6.16:(a) The NTF zeros and poles. (b) The STF and NTF response.
gu gv g1 g2 gd ge2 gc3 gil gfl
0.494 1 1 1 3.5641.8571.133-0.820.26
Table 6.2: The parameter values.148
simulated SNR with these mismatch-shaping filters are plotted in Figure 6.17. The fourth-
order shaping of (e) can reach 101 dB while the fourth-order shaping of (d) reaches 94 dB
Type Transfer function (H2) 0,2
2
Symax 2
(a) 1 + Z3 -31.5 dB 1 -5.8 dB
()) 1z-6 -25.5 dB 1 -6.9 dB
(c) 1 - z-1+ z-
2 -36.3 dB 2 -6.1 dB
(d) (1 + z3) )
2 -50.4 dB 7 -1.2 dB
(e) (1
1
+ Z-2)
2 z- -59.9 dB 2 -7.8 dB
13Z1/2+ 3f2/2 3f3/4+z4/4
100
80
60
40
co
20
-20
Table 6.3: The mismatch-shaping filters
(symax and 6s2, determined by simulation at -6 dB input).
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Figure 6.17:The SNR vs. input plots at the oversampling ratio of 32 with different
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because of the increase in se. The other three shaping filters are at least 10 dB poorer than
(e). Table 6.4 lists the hardware requirement for each filter. The (a) and (b) filters avoid all
arithmetic operations in the element selection logic as detailed below:
For the (a) filter:
i)16 x 3 1 bit sy1, sy2, sy3 register reset to 0,
ii) sv = 0; sv components are set to 1 based on the v maximum sy3 components,
sy3 ED sv, ...v I sy3(i)
iii) update sy: tmp = sy1 ,sy1 = , sy3 = sy2, sy2 = tmp,
sy3 9 sv, ...v < Isy3(i)
iv) back to ii) with new v.
For the (b) filter:
i)6 4-bit state registers: sp1, sp2, sp3, sp4, sp5, sp6 register reset to 1,
ii) sv = 0; sv = ones(sp1:modulo(sp1 +v, 16)-1),
iii) update sp: sp6 = sp5, sp5 = sp4, sp4 = sp3, sp3 = sp2, sp2 = sp1,
spi = modulo(spi+v, 16).
iv) back to ii) with new v.
A continuous-time multibit delta-sigma modulator is somewhat less sensitive to clock
jitter than a binary modulator if the output of modulator does not change rapidly. If the
modulator is lowpass and 11H111. is small compared to the number of quantizer levels and
NRZ feedback is used, a 17 level DAC will obtain about a 3 bit jitter sensitivity advantage
Filter Flip flops Operation
(a) 16 x 3, 1 bit Simple combinational logic (exor, exnor)
(b) 6,4bit Simple combinational logic and arithmetic unit
(c) 16 x 2, ?.3 bit combinational logic and arithmetic logic unit
(d)16 x 6,bit combinational logic and arithmetic logic unit
(e) 16 x 4,6 bit16 IIR filters+ combinational and arithmetic logic unit
Table 6.4: Hardware comparisons for each filter implementation.150
(18 dB) over the binary case. For continuous-time bandpass modulators, the jitter-insensi-
tivity benefit of multibit quantization is small, even with NRZ feedback, because the em-
bedded low-frequency noise results in a rapidly-changing modulator output. A discrete-
time simulation shows that the jitter requirement for negligible SNR degradation in the pro-
posed system is J < 0.005 %, assuming the clock jitter is uniformly distributed and the
feedback edges vary independently.
The system is scaled at 10 MHz sampling frequency and 56 p.H inductors using the
formulae presented in Chapter 4. The unit element of the current-mode DAC is 100 RA; the
input range is compressed from ±8 V to ±1 V; the internal maximum voltages on the induc-
tors are scaled to ±0.5 V with an allowance for 50% headroom; and the LSB of the 4 bit
ADC is 0.25 V. Table 6.5 list the system parameters before and after these scaling opera-
tions. Simulations indicate that an inductor quality factor of QL = 50, results in negligible
SNR degradation.
Before scalingAfter scaling
L 0.9549 H 56 RH
C 0.9549 F 162.8 pF
f., 1 Hz 10 MHz
Ivi I 5.72 V 0.5 V
Iv2 I 4.25 V 0.5 V
Iva I 10.56 V 0.5 V
Ivy I 9.44 V 2.36 V
Iii I 6.66 A 0.99 mA
li2 I 4.81 A 0.96 mA
li3 I 11.13 A 0.90 mA
Before scalingAfter scaling
g,, 0.494 A/V 0.393 mA/V
gv 1 A/V 100 gA/unit
go 3.564 A/V 0.765 mA/V
gee 1.857 A/V 0.296 mA/V
go 1.133 A/V 0.449 mA/V
g1 1 A/V 2.293 mA/V
g2 1 A/V 0.687 mA/V
gfi -0.82 A/V-0.877 mA/V
g2 0.26 A/V 0.112 mA/V
R 1 S2 20 k 0
Table 6.5: The system parameters before and after scaling.151
6.8 Summary
In this chapter the theory behind a mismatch-shaped multibit DAC employing unit
elements was presented, analyzed and simulated. The algorithm is suitable for both lowpass
and bandpass delta-sigma modulators. The method has the potential to widen the band-
width of delta-sigma ADCs and DACs. The system design for a wideband (R = 32) contin-
uous-time sixth-order gm-LC bandpass delta-sigma modulator employing a mismatch-
shaping 16-element DAC was given in the final part of this chapter. The SNR with fourth-
order IIR mismatch shaping is 101 dB, even if the elements in the DAC are mismatched by
1%.Chapter 7. Conclusions
7.1 Summary
152
In Chapter 2, the background knowledge for delta-sigma ADCs and DACs was
introduced. The advantages of multi-bit quantization and continuous-time circuits were
highlighted.
In Chapter 3 and Chapter 4, it was shown how to model a continuous-time delta-
sigma modulator with a discrete-time system and this procedure was applied to the design
of continuous-time modulators. In addition to an investigation of such linear nonidealities
as finite Q and finite current-source impedance, the (nonlinear) effect of jitter was
quantified and verified with simulations. Schemes for reducing a modulator's sensitivity to
jitter were presented and analyzed in detail.
In Chapter 5, a prototype fourth-order continuous-time bandpass delta-sigma
modulator was designed and evaluated. Nonideal effects were analyzed, simulated and
measured.
Chapter 6 explored the operation of a mismatch-shaped DAC and presented a
design of a continuous-time bandpass delta-sigma modulator employing this DAC.
7.2 Future Work
A monolithic gm-C bandpass delta-sigma modulator using sine-wave feedback
would be a good project for demonstrate a high-frequency continuous-time modulator.
Implementation of the multi-bit mismatch-shaping continuous-time bandpass delta-sigma
modulator also remains to be done. Discrete components can be used to construct the153
analog portion of the prototype system while the digital element selection logic can be
implemented by an FPGA [95].
Further theoretical work can be done to deepen the understanding and improve the
performance of the mismatch-shaped DAC. The stability of high-order systems, the design
of optimal vector quantizers (including dithering), the use of non-unit elements, and the
optimal realization of the selection logic are all fertile areas for study.154
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